AD9520-0BCPZ Analog Devices Inc, AD9520-0BCPZ Datasheet - Page 56

• Manufacturer Part Number: AD9520-0BCPZ
• Description: Clock IC With 2.8GHz On-chip VCO
• Manufacturer: Analog Devices Inc
• Type: Clock Generator, Fanout Distributionr

Specifications of AD9520-0BCPZ

• Design Resources: Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121) Phase Coherent FSK Modulator (CN0186)
• Pll: Yes
• Input: CMOS, LVDS, LVPECL
• Output: CMOS, LVPECL
• Number Of Circuits: 1
• Ratio - Input:output: 2:12, 2:24
• Differential - Input:output: Yes/Yes
• Frequency - Max: 2.95GHz
• Divider/multiplier: Yes/No
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LFCSP
• Frequency-max: 2.95GHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9520-0
SCLK
SCLK
SCLK
SDIO
SDIO
SDIO
SDO
CS
CS
CS
DON'T CARE
DON'T CARE
DON'T CARE
DON'T CARE
DON'T CARE
SCLK
SDIO
CS
DON'T CARE
R/W
DON'T CARE
DON'T CARE
W1
R/W
A0 A1 A2 A3
W0
W1
16-BIT INSTRUCTION HEADER
A12
A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
W0
A12
t
S
R/W
A11 A10 A9 A8 A7
A4
16-BIT INSTRUCTION HEADER
16-BIT INSTRUCTION HEADER
t
DS
A5 A6 A7 A8
Figure 65. Serial Control Port Write—MSB First, 16-Bit Instruction, Timing Measurements
W1
Figure 63. Serial Control Port Write—MSB First, 16-Bit Instruction, Two Bytes of Data
Figure 64. Serial Control Port Read—MSB First, 16-Bit Instruction, Four Bytes of Data
Figure 67. Serial Control Port Write—LSB First, 16-Bit Instruction, Two Bytes of Data
SCLK
SDIO
W0
SDO
t
DH
CS
Figure 66. Timing Diagram for Serial Control Port Register Read
A12
A6 A5
A9 A10 A11 A12
t
LOW
A11
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
A4 A3 A2
REGISTER (N) DATA
DATA BIT N
A10
t
HIGH
W0
t
Rev. 0 | Page 56 of 84
DV
A9
A1 A0
t
W1
CLK
R/W
A8
D0
D7 D6 D5 D4 D3
DATA BIT N – 1
REGISTER (N – 1) DATA
A7
D1
REGISTER (N) DATA
REGISTER (N) DATA
D2 D3 D4
A6
A5
D2 D1 D0 D7
D5 D6 D7
D4
REGISTER (N – 2) DATA
D3
D0
D2
D6 D5
REGISTER (N – 1) DATA
D1 D2
REGISTER (N + 1) DATA
D1
D4 D3 D2
D3 D4 D5
D0
REGISTER (N – 3) DATA
t
C
D1 D0
D6
DON'T CARE
DON'T CARE
D7
DON'T CARE
DON'T CARE
DON'T CARE
DON'T CARE
DON'T CARE
DON'T
CARE