AD9393BBCZRL-80 Analog Devices Inc, AD9393BBCZRL-80 Datasheet - Page 26

• Manufacturer Part Number: AD9393BBCZRL-80
• Description: Pb-free Low Power HDMI Rx
• Manufacturer: Analog Devices Inc

Specifications of AD9393BBCZRL-80

• Applications: HDMI, DVI, Receivers
• Interface: Analog, DVI
• Voltage - Supply: 3.15 V ~ 3.47 V
• Package / Case: 76-CSPBGA
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9393
0x39—Bits[4:0], CSC_COEFF_A3 MSB and 0x3A—
Bits[7:0], CSC_COEFF_A3 LSB
The default value for the 13-bit A3 is 0x00000.
0x3B—Bits[4:0], CSC_COEFF_A4 MSB and 0x3C—
Bits[7:0], CSC_COEFF_A4 LSB
The default value for the 13-bit A4 is 0x19D7.
0x3D—Bits[4:0], CSC_COEFF_B1 MSB and 0x3E—
Bits[7:0], CSC_COEFF_B1 LSB
The default value for the 13-bit B1 is 0x1C54.
0x3F—Bits[4:0], CSC_COEFF_B2 MSB and 0x40—
Bits[7:0], CSC_COEFF_B2 LSB
The default value for the 13-bit B2 is 0x0800.
0x41—Bits[4:0], CSC_COEFF_B3 MSB and 0x42—
Bits[7:0], CSC_COEFF_B3 LSB
The default value for the 13-bit B3 is 0x1E89.
0x43—Bits[4:0], CSC_COEFF_B4 MSB and 0x44—
Bits[7:0], CSC_COEFF_B4 LSB
The default value for the 13-bit B4 is 0x0291.
0x45—Bits[4:0], CSC_COEFF_C1 MSB and 0x46—
Bits[7:0], CSC_COEFF_C1 LSB
The default value for the 13-bit C1 is 0x0000.
0x47—Bits[4:0], CSC_COEFF_C2 MSB and 0x48—
Bits[7:0], CSC_COEFF_C2 LSB
The default value for the 13 bit C2 is 0x0800.
0x49—Bits[4:0], CSC_COEFF_C3 MSB and 0x4A—
Bits[7:0], CSC_COEFF_C3 LSB
The default value for the 13-bit C3 is 0x0E87.
0x4B—Bits[4:0], CSC_COEFF_C4 MSB and 0x4C—
Bits[7:0], CSC_COEFF_C4 LSB
The default value for the 13-bit C4 is 0x18BD.
0x58—Bit[7], MCLK PLL Enable
This bit enables the use of the analog PLL.
0x58—Bits[6:4], MCLK PLL_N
These bits control the division of the MCLK out of the PLL. See
Table 16.
Table 16.
MCLK PLL_N [2:0]
0
1
2
3
4
5
6
7
MCLK Divide Value
/1
/2
/3
/4
/5
/6
/7
/8
Rev. 0 | Page 26 of 40
0x58—Bit[3], N_CTS_Disable
This bit prevents the N/CTS packet on the link from writing to
the N and CTS registers.
0x58—Bits[2:0], MCLK FS_N
These bits control the multiple of 128 f
Table 17.
Table 17.
MCLK FS_N [2:0]
0
1
2
3
4
5
6
7
0x59—Bit[6], MDA/MCL PU
This bit disables the MDA/MCL pull-ups.
0x59—Bit[5], CLK Term O/R
This bit allows for overriding during power-down.
0 = auto, 1 = manual.
0x59—Bit[4], Manual CLK Term
This bit allows normal clock termination or disconnects this.
0 = normal, 1 = disconnected.
0x59—Bit[2], FIFO Reset UF
This bit resets the audio FIFO if underflow is detected.
0x59—Bit[1], FIFO Reset OF
This bit resets the audio FIFO if overflow is detected.
0x59—Bit[0], MDA/MCL Three-State
This bit three-states the MDA/MCL lines to allow in-circuit
programming of the EEPROM.
0x5A—Bits[6:0], Packet Detected
This register indicates if a data packet in specific sections has
been detected. These seven bits are updated if any specific
packet has been received since the last reset or loss of clock
detect. The default setting is 0x00. See Table 18.
Table 18.
Packet Detect Bit
0
1
2
3
4
5
6
f
128
256
384
512
640
768
896
1024
S
Multiple
Packet Detected
AVI infoframe
Audio infoframe
SPD infoframe
MPEG source infoframe
ACP packets
ISRC1 packets
ISRC2 packets
S
used for MCLK out. See