AD9251BCPZRL7-65 Analog Devices Inc, AD9251BCPZRL7-65 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD9251BCPZRL7-65
Manufacturer Part Number
AD9251BCPZRL7-65
Description
14 BIT DUAL 65/ Msps Low Power ADC
Manufacturer
Analog Devices Inc
Datasheet
1.AD9251BCPZRL7-20.pdf
(36 pages)
Specifications of AD9251BCPZRL7-65
Number Of Bits
14
Sampling Rate (per Second)
65M
Data Interface
Serial, SPI™
Number Of Converters
2
Power Dissipation (max)
146.5mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
SWITCHING SPECIFICATIONS
AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = −1.0 dBFS,
DCS disabled, unless otherwise noted.
Table 4.
Parameter
CLOCK INPUT PARAMETERS
DATA OUTPUT PARAMETERS
OUT-OF-RANGE RECOVERY TIME
1
2
Conversion rate is the clock rate after the CLK divider.
Wake-up time is dependent on the value of the decoupling capacitors.
Input Clock Rate
Conversion Rate
CLK Period—Divide-by-1 Mode (t
CLK Pulse Width High (t
Aperture Delay (t
Aperture Uncertainty (Jitter, t
Data Propagation Delay (t
DCO Propagation Delay (t
DCO to Data Skew (t
Pipeline Delay (Latency)
Wake-Up Time
Standby
2
1
A
)
SKEW
CH
)
)
PD
DCO
)
)
J
)
CLK
)
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Min
3
50/25
AD9251-20/AD9251-40
Rev. A | Page 7 of 36
Typ
25.0/12.5
1.0
0.1
3
3
0.1
9
350
600/400
2
Max
625
20/40
Min
3
15.38
AD9251-65
Typ
7.69
1.0
0.1
3
3
0.1
9
350
300
2
Max
625
65
Min
3
12.5
AD9251-80
Typ
6.25
1.0
0.1
3
3
0.1
9
350
260
2
Max
625
80
AD9251
Unit
MHz
MSPS
ns
ns
ns
ps rms
ns
ns
ns
Cycles
μs
ns
Cycles