AD783JR Analog Devices Inc, AD783JR Datasheet - Page 6

• Manufacturer Part Number: AD783JR
• Description: Audio Power Amplifier IC Package/Case:8-SOIC
• Manufacturer: Analog Devices Inc

Specifications of AD783JR

• Leaded Process Compatible: No
• Bandwidth: 80MHz
• Features: Very High Speed
• Mounting Type: Surface Mount
• Operating Temp. Max: 85 C
• Operating Temp. Min: -40 C
• Output Current: 5mA
• Rohs Status: RoHS non-compliant
• Amplifier Type: Sample and Hold
• Number Of Circuits: 1
• -3db Bandwidth: 15MHz
• Current - Input Bias: 100nA
• Current - Supply: 9.5mA
• Current - Output / Channel: 5mA
• Voltage - Supply, Single/dual (±): ±4.75 V ~ 5.25 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 8-SOIC (3.9mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Output Type: -
• Slew Rate: -
• Gain Bandwidth Product: -
• Voltage - Input Offset: -
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

AD783
DYNAMIC PERFORMANCE
The AD783 is compatible with 12-bit A-to-D converters in
terms of both accuracy and speed. The fast acquisition time, fast
hold settling time and good output drive capability allow the
AD783 to be used with high speed, high resolution A-to-D
converters like the AD671 and AD7586. The AD783’s fast
acquisition time provides high throughput rates for multichannel
data acquisition systems. Typically, the AD783 can acquire a
5 V step in less than 250 ns. Figure 1 shows the settling
accuracy as a function of acquisition time.
The hold settling determines the required time, after the hold
command is given, for the output to settle to its final specified
accuracy. The typical settling behavior of the AD783 is 150 ns.
The settling time of the AD783 is sufficiently fast to allow the
SHA, in most cases, to directly drive an A-to-D converter
without the need for an added “start convert” delay.
HOLD MODE OFFSET
The dc accuracy of the AD783 is determined primarily by the
hold mode offset. The hold mode offset refers to the difference
between the final held output voltage and the input signal at the
time the hold command is given. The hold mode offset arises
from a voltage error introduced onto the hold capacitor by
charge injection of the internal switches. The nominal hold
mode offset is specified for a 0 V input condition. Over the in-
put range of –2.5 V to +2.5 V, the AD783 is also characterized
for an effective gain error and nonlinearity of the held value, as
shown in Figure 2. As indicated by the AD783 specifications,
the hold mode offset is very stable over temperature.
Figure 1. V
0.06
0.08
0.04
0.02
0
0
OUT
Settling vs. Acquisition Time
ACQUISITION TIME – ns
250
500
–6–
For applications where it is important to obtain zero offset, the
hold mode offset may be nulled externally at the input to the
A-to-D converter. Adjustment of the offset may be accom-
plished through the A-to-D itself or by an external amplifier
with offset nulling capability (e.g., AD711). The offset will
change less than 0.5 mV over the specified temperature range.
SUPPLY DECOUPLING AND GROUNDING
CONSIDERATIONS
As with any high speed, high resolution data acquisition system,
the power supplies should be well regulated and free from
excessive high frequency noise (ripple). The supply connection
to the AD783 should also be capable of delivering transient
currents to the device. To achieve the specified accuracy and
dynamic performance, decoupling capacitors must be placed
directly at both the positive and negative supply pins to com-
mon. Ceramic type 0.1 F capacitors should be connected from
V
Figure 2. Hold Mode Offset, Gain Error and Nonlinearity
CC
GAIN ERROR
Figure 3. Basic Grounding and Decoupling Diagram
and V
INPUT
EE
+5V
to common.
0.1 F
ANALOG
–2.5
AD783
P.S.
C
0.1 F
NONLINEARITY
–5V
SIGNAL GROUND
1 F
ANALOG-TO-DIGITAL
CONVERTER
+1
–1
1 F
HOLD MODE OFFSET
(V
OUT
DIGITAL
C
HOLD – V
1 F
P.S.
+5V
IN
), mV
V
DIGITAL
DATA
OUTPUT
IN
, VOLTS
+2.5
REV. A