AD7705BR Analog Devices Inc, AD7705BR Datasheet - Page 34

• Manufacturer Part Number: AD7705BR
• Description: A/D Converter (A-D) IC
• Manufacturer: Analog Devices Inc

Specifications of AD7705BR

• Mounting Type: Surface Mount
• No. Of Channels: 2
• Peak Reflow Compatible (260 C): No
• Supply Voltage: 3.3V
• No. Of Bits: 16 Bit
• Leaded Process Compatible: No
• Features: 3V/5V, 1mW, 2?Channel, 16?Bit
• Rohs Status: RoHS non-compliant
• Number Of Bits: 16
• Sampling Rate (per Second): 500
• Data Interface: DSP, MICROWIRE™, QSPI™, Serial, SPI™
• Number Of Converters: 1
• Power Dissipation (max): 1mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 16-SOIC (0.300", 7.50mm Width)
• Number Of Elements: 1
• Resolution: 16Bit
• Architecture: Delta-Sigma
• Sample Rate: 0.5KSPS
• Input Polarity: Unipolar/Bipolar
• Input Type: Voltage
• Differential Input: Yes
• Power Supply Requirement: Single
• Single Supply Voltage (typ): 3/5V
• Single Supply Voltage (min): 2.7V
• Single Supply Voltage (max): 5.25V
• Dual Supply Voltage (typ): Not RequiredV
• Dual Supply Voltage (min): Not RequiredV
• Dual Supply Voltage (max): Not RequiredV
• Power Dissipation: 1mW
• Integral Nonlinearity Error: ±0.003%FSR
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 16
• Package Type: SOIC W
• Input Signal Type: Differential
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With: EVAL-AD7705EBZ - BOARD EVALUATION FOR AD7705
• Lead Free Status / Rohs Status: Not Compliant

AD7705/AD7706
MICROCOMPUTER/MICROPROCESSOR
INTERFACING
The flexible serial interface of the AD7705/AD7706 allows easy
interfacing to most microcomputers and microprocessors.
The flowchart in Figure 21 outlines the sequence to follow
when interfacing a microcontroller or microprocessor to the
AD7705/AD7706. Figure 22 through Figure 24 show typical
interface circuits.
The serial interface is capable of operating from three wires and
is compatible with SPI interface protocols. The 3-wire operation
makes these parts ideal for an isolated system in which minimizing
the number of interface lines minimizes the number of
opto-isolators required in the system. The serial clock input is a
Schmitt-triggered input to accommodate slow edges from opto-
couplers. The rise and fall times of other digital inputs to the
AD7705/AD7706 should be no longer than 1 μs.
Most of the registers on the AD7705/AD7706 are 8-bit registers,
which facilitates easy interfacing to the 8-bit serial ports of micro-
controllers. The data register on the AD7705/AD7706 is 16 bits,
and the offset and gain registers are 24-bit registers, but data
transfers to these registers can consist of multiple 8-bit transfers
to the serial port of the microcontroller. DSP processors and
microprocessors generally transfer 16 bits of data in a serial data
operation. Some of these processors, such as the ADSP-2105,
have the facility to program the number of cycles in a serial
transfer. This allows the user to tailor the number of bits in any
transfer to match the length of the required register in the
AD7705/AD7706.
Because some registers on the AD7705/AD7706 are only 8 bits
long, successive write operations to two of these registers can be
handled as a single 16-bit data transfer. For example, to update
the setup register, the processor must write to the communication
register to indicate that the next operation is a write to the setup
register, and then write 8 bits to the setup register. This can be
done in a single 16-bit transfer, because once the eight serial
clocks of the write operation to the communication register are
complete, the part immediately sets up for a write operation to
the setup register.
AD7705/AD7706-to-68HC11 Interface
Figure 22 shows an interface between the AD7705/AD7706 and
the 68HC11 microcontroller. The diagram shows the minimum
(3-wire) interface with CS on the AD7705/AD7706 hardwired
low. In this scheme, the DRDY bit of the communication register
is monitored to determine when the data register is updated. An
alternative scheme, which increases the number of interface lines
to four, is to monitor the DRDY output line from the AD7705/
AD7706. Monitoring the DRDY line can be done in two ways.
First, DRDY can be connected to a 68HC11 port bit (such as
PC0) that is configured as an input. This port bit is then polled
to determine the status of DRDY .
Rev. C | Page 34 of 44
The second scheme is to use an interrupt-driven system, in
which case the DRDY output is connected to the IRQ input of
the 68HC11. For interfaces that require control of the CS input
on the AD7705/AD7706, a port bit of the 68HC11 (such as
PC1) that is configured as an output can be used to drive the CS
input.
The 68HC11 is configured in master mode with its CPOL and
CPHA bits set to Logic 1. When the 68HC11 is configured like
this, its SCLK line idles high between data transfers. The AD7705/
AD7706 are not capable of a full duplex operation. If the AD7705/
AD7706 are configured for a write operation, no data appears
on the DOUT lines, even when the SCLK input is active.
Similarly, if the AD7705/AD7706 are configured for a read
operation, data presented to the part on the DIN line is ignored,
even when SCLK is active.
Coding for an interface between the 68HC11 and the AD7705/
AD7706 is given in the C Code for Interfacing AD7705 to
68HC11 section. In this example, the DRDY output line of the
AD7705 is connected to the PC0 port bit of the 68HC11 and is
polled to determine its status.
68HC11
8XC51
Figure 22. AD7705/AD7706-to-68HC11 Interface
Figure 23. AD7705/AD7706-to-8XC51 Interface
MISO
MOSI
SCK
P3.0
P3.1
SS
V
DD
V
DD
V
V
DD
DD
AD7705/AD7706
AD7705/AD7706
RESET
SCLK
DOUT
DIN
CS
RESET
DOUT
DIN
SCLK
CS