MAX2140ETH+T Maxim Integrated Products, MAX2140ETH+T Datasheet - Page 12

no-image

MAX2140ETH+T

Manufacturer Part Number
MAX2140ETH+T
Description
RF Modules & Development Tools Complete SDARs Recei plete SDARs Receiver
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of MAX2140ETH+T

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
BYTES PLLfrac1 and PLLfrac0:
BYTE Control:
BYTE CustomGain:
Complete SDARS Receiver
BYTE PMA_Test:
12
Table 4. MAX2140 Read Programming Bits
Address
Reserved
Status
READ-FROM MODE
F19 to F16 is the upper-part binary-written main
dividing ratio, fractional part multiplied by 2
1,048,576.
F15 to F0 is the lower-part binary-written main divid-
ing ratio, fractional part multiplied by 2
REF = reference division ratio: REF = 0 (/1) and REF
= 1 (/2)
CHP = charge-pump current: CHP = 0 (0.6mA) and
CHP = 1 (1.2mA)
D48 = LO division ratio: D48 = 0 (/4) and D48 = 1 (/8)
SDR = shutdown RF AGC: SDR = 0 (on) and SDR =
1 (shutdown)
ANT = antenna overcurrent protection: ANT = 0 (on)
and ANT = 1 (shutdown)
SDF = shutdown front end: SDF = 0 (on) and SDF =
1 (shutdown)
SDB = shutdown back end: SDB = 0 (on) and SDB =
1 (shutdown)
SDP = shutdown PLL: SDP = 0 (on) and SDP = 1
(shutdown)
RF4/RF3/RF2/RF1/RF0 = RF AGC engagement
threshold (dBm): see the RF AGC Settling Time
graph in the Typical Operating Characteristics.
LP1/LP0 = change by 250kHz the LPF corner fre-
quency: LP1/LP0 = 10 (nominal), LP1/LP0 = 11
(decrease), LP1/LP0 = 00 (increase)
HPF = HPF gain increase by 4dB: HPF = 0 (off) and
HPF = 1 (on)
PM3/PM2/PM1/PM0 = PMA gain cutback (dB):
PM3/PM2/PM1/PM0
SDX = shutdown reference buffer: SDX = 0 (on) and
SDX = 1 (shutdown)
______________________________________________________________________________________
DEC
RESET VALUE
00000000
00000000
20
ADDRESS (hex)
= 1,048,576.
C3
C5
C7
00
01
20
=
MSB
1
1
1
0
0
BYTE LPFTrim:
BYTE Status:
BYTE Reserved:
T2/T1/T0 = test bits: 000 (normal), 001 (main divi-
sion), 010 (reference division), 011 (reserved),
100 (CHP low-Z), 101 (CHP source on), 110 (CHP
sink on), 111 (CHP high-Z)
B4/B3/B2/B2A/B1 = Reserved for LPF trim. All = 0 in
normal operating mode
IOT = LPF corner frequency setup: IOT = 0 (default
factory trim) and IOT = 1 (controllable through I
IOT = 0 in normal operating mode
RF AGC = RF AGC status: RF AGC = 0 (is not
engaged) and RF AGC = 1 (engaged)
ACP = antenna current protection: ACP = 0 (no over-
current) and ACP = 1 (overcurrent)
AND = antenna detection: ANT = 0 (current < thresh-
old) and ANT = 1 (current > threshold)
LD = lock detect: LD = 0 (out of lock) and LD = 1
(lock)
Inactive at this time, all bits are 0
Register configuration for the LO generation
when the comparison frequency = 23.92MHz:
to generate 2078.893333MHz:
PLLint = 01010110, PLLfrac2 = 00011110,
PLLfrac1= 10010000, PLLfrac0 = 01101001
to generate 2067.777778MHz:
PLLint = 01010110, PLLfrac2 = 00010111,
PLLfrac1 = 00100001, PLLfrac0 = 00000010
to generate 1871.004000 MHz:
PLLint = 01001110, PLLfrac2 = 00010011,
PLLfrac1 = 10000001, PLLfrac0 = 11111000
to generate 1861.000000MHz:
PLLint = 01001101, PLLfrac2 = 00011100,
PLLfrac1 = 11010000, PLLfrac0 = 11101000
1
1
1
0
0
0
0
0
0
0
CONTROL BYTE
0
0
0
0
0
RFAGC
0
0
0
0
ACP
0
1
1
0
AND
1
0
1
0
LSB
LD
2
1
1
1
0
C).

Related parts for MAX2140ETH+T