LCMXO2280C-L-EV Lattice, LCMXO2280C-L-EV Datasheet - Page 16
LCMXO2280C-L-EV
Manufacturer Part Number
LCMXO2280C-L-EV
Description
MCU, MPU & DSP Development Tools MachXO 2280C Eval Br d - Standard
Manufacturer
Lattice
Datasheet
1.LCMXO640C-3TN100C.pdf
(95 pages)
Specifications of LCMXO2280C-L-EV
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 16 of 95
- Download datasheet (868Kb)
Lattice Semiconductor
Figure 2-13. Memory Core Reset
For further information on the sysMEM EBR block, see the details of additional technical documentation at the end
of this data sheet.
EBR Asynchronous Reset
EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the
reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-14. The GSR input to the
EBR is always asynchronous.
Figure 2-14. EBR Asynchronous Reset (Including GSR) Timing Diagram
If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after
the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f
release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.
These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR sig-
nal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-14. The reset timing
rules apply to the RPReset input vs the RE input and the RST input vs. the WE and RE inputs. Both RST and
RPReset are always asynchronous EBR inputs.
These instructions apply to all EBR RAM, ROM and FIFO implementations.
Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled
GSRN
RSTA
RSTB
Programmable Disable
Reset
Clock
Clock
Enable
Memory Core
2-13
Output Data
L
L
D
D
Latches
CLR
CLR
SET
SET
Q
Q
MachXO Family Data Sheet
Port A[17:0]
Port B[17:0]
MAX
(EBR clock). The reset
Architecture
Related parts for LCMXO2280C-L-EV
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
(LCMXOxxx) MachXO Family
Manufacturer:
Lattice Semiconductor
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 80I/O 100TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 80I/O 100TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 105I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 105I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 80I/O 100TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 80I/O 100TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 105I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 105I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 108I/O 144TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 108I/O 144TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 108I/O 144TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC PLD 1280LUTS 108I/O 144TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 22 I/O 3.3V -6 Speed
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 22 I/O 3.3V -6 Speed
Manufacturer:
Lattice
Datasheet: