EVB9303M SMSC, EVB9303M Datasheet - Page 10

no-image

EVB9303M

Manufacturer Part Number
EVB9303M
Description
Networking Modules & Development Tools LAN9303M 3-Port EVB 10/100 Dual MAC PHY
Manufacturer
SMSC
Datasheet

Specifications of EVB9303M

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Revision 1.0 (05-28-09)
2.5.3
SWITCH
S2-7
0
0
0
0
1
1
1
1
S2-5
S2-6
S2-7
S2-8
Port 1 Mode
Note 2.10 There are no default setting for this switch. Customers must choose the appropriate MII
Note 2.11 The P1_MODE[2:0] settings are defined in
8-position DIP switch, position 5
8-position DIP switch, position 6
8-position DIP switch, position 7
8-position DIP switch, position 8
mode as dictated by their application.
S2-6
0
0
1
1
0
0
1
1
DESCRIPTION
Table 2.14 P1_MODE[2:0] Settings
Table 2.13 Port 1 Mode Switches
S2-5
USER MANUAL
0
1
0
1
0
1
0
1
10
MII PHY Mode / 200Mbps / 12mA clock output
MII PHY Mode / 200Mbps / 16mA clock output
RMII PHY Mode / 12mA clock output
RMII PHY Mode / 16mA clock output
Table
Sets P1_MODE0 low when closed (on).
Otherwise, the signal is pulled-up internally.
(Note
Sets P1_MODE1 low when closed (on).
Otherwise, the signal is pulled-up internally.
(Note
Sets P1_MODE2 low when closed (on).
Otherwise, the signal is pulled-up internally.
(Note
Sets P1_MODE3 low when closed (on).
Otherwise, the signal is pulled-up internally.
This switch selects the duplex polarity strap
default for Port 1 as follows:
If the strap value is “0”, a “0” on P1_DUPLEX
indicates full duplex, while a “1” indicates
half-duplex.
If the strap value is “1”, a “1” on P1_DUPLEX
indicates full duplex, while a “0” indicates
half-duplex.
The default setting is open.
RMII PHY Mode / clock is input
PORT 1 MODE SETTINGS
2.14:
2.10,
2.10,
2.10,
Internal PHY Mode
LAN9303M Evaluation Board User Manual
MII MAC Mode
MII PHY Mode
Note
Note
Note
FUNCTION
2.11)
2.11)
2.11)
SMSC LAN9303M

Related parts for EVB9303M