CDB4340 Cirrus Logic Inc, CDB4340 Datasheet
CDB4340
Specifications of CDB4340
Related parts for CDB4340
CDB4340 Summary of contents
Page 1
... P.O. Box 17847, Austin, Texas 78760 (512) 445 7222 FAX: (512) 445 7581 http://www.cirrus.com Description The CDB4340/41 evaluation board is an excellent means for quickly evaluating the CS4340/41 family of 24-bit, stereo D/A converters. Evaluation requires an an- alog signal analyzer, a digital signal source for controlling the CS4341 and a power supply ...
Page 2
... Figure 14. Bottom Side ...................................................................................... 21 LIST OF TABLES Table 1. CS8414 Supported Formats.................................................................... 3 Table 2. System Connections ............................................................................... 5 Table 3. CDB4340 Jumper Selectable Options..................................................... 5 Table 4. CDB4341 (I2C Mode) Jumper Selectable Options.................................. 6 Table 5. CDB4341 (SPI Mode) Jumper Selectable Options ................................. 7 Contacting Cirrus Logic Support For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www ...
Page 3
... CDB4340/41 SYSTEM OVERVIEW The CDB4340/41 evaluation board is an excellent means of quickly evaluating the CS4340/41. The CS8414 digital audio interface receiver provides an easy interface to digital audio signal sources in- cluding the majority of digital audio test equip- ment. The evaluation board also allows the user to supply clocks and data through a 10-pin header for system development ...
Page 4
... The CS4340/41 requires careful attention to power supply and grounding arrangements to optimize performance. Figure 10 details the power distribu- tion used on this board. The CDB4340/41 ground plane is split to control the digital return currents in order to minimize digital interference. The decou- pling capacitors are located as close to the CS4340/41 as possible ...
Page 5
... OFF *x1 ÷2 HI *LOW HI *LOW HI *LOW Enable *Disable Table 3. CDB4340 Jumper Selectable Options CDB4340/41 SIGNAL PRESENT 2 C control port signals FUNCTION SELECTED See CS8414 Datasheet for details See CS8414 Datasheet for details Internal SCLK Mode External SCLK Mode CS8414 de-emphasis De-emphasis input static low ...
Page 6
... SCL pulled high LOW 2 Invalid for I C mode *HI SDA pulled high LOW 2 Invalid for I C mode HI “Don’t Care” for Control Port Mode *LOW *Enable Enables parallel port Disable Disables parallel port (must use HDR14 Mode) Jumper Selectable Options CDB4340/ mode. DS297DB3 ...
Page 7
... Selects High-Rate Mode *HI “Don’t Care” for SPI mode LOW *HI “Don’t Care” for SPI mode LOW HI “Don’t Care” for Control Port Mode *LOW *Enable Enables parallel port Disable Disables parallel port (must use HDR14 mode. CDB4340/41 7 ...
Page 8
... I/O for Clocks and Data Fig 11 MCLK Voltage LRCK Level SCLK Converter SDATA Fig 7 Reset Circuit Fig 9 Figure 1. System Block Diagram and Signal Flow CDB4340/41 Control Port Interface Fig 8 MCLK Passive LRCK Analog CS4340/41 SCLK Filter Fig 2 SDATA External Mute Circuit ...
Page 9
RST 2 R10 SDATA-A 499 3 R13 DEM1/SCLK-A 499 4 R14 LRCK-A 499 5 R41 MCLK-A 49.9 6 R40 DIF1/SCL/CCLK-A 200 7 R39 DIF0/SDA/CDIN 200 8 DEM0/AD0/CS-A MUTEC /RST MUTEC 2 15 SDATA AOUTA 3 14 ...
Page 10
HDR1X2 HDR7 1 2 MUTEA R18 560 ALP C18 R28 1500PF 10K COG AGND HDR1X2 HDR8 1 2 MUTEB R17 560 ARP C22 R29 1500PF 10K COG AGND Figure 3. Analog Output Passive Filter J4 CON_RCA_RA ...
Page 11
Q4 1 MUTEC MMUN2211LT1 2 AGND Figure 4. External Mute Circuit VA+3/+5 2 MMUN2111LT1 MUTEA 2SC2878 R25 2K 3 AGND R31 2K MUTEB 2SC2878 1 1 AGND ...
Page 12
C16 .1UF RN3 VD+5 560 VD+5 14 VCC GND LED_RECT SN74HC04N LED_RECT LED_RECT 8414_DEM LED_RECT LED_RECT LED_RECT 7 GND GND HDR1X3 ...
Page 13
DIGITAL INPUT J5 CON_RCA_RA C11 .01UF R30 75 GND OPTICAL INPUT OPT1 6 RXN 5 TORX173 Figure 6. Digital Audio Inputs C10 1 RXP 2 .01UF .01UF VD+5 4 47UH GND ...
Page 14
U1 14 VD+5 VCC 4 VD+5 /SET1 3 5 CLOCK1 Q1 2 DATA1 1 6 VD+5 /RST1 / VD+5 /SET2 Q2 11 CLOCK2 12 8 DATA2 /Q2 13 VD+5 /RST2 7 GND GND MC74HC74AN GND VD+5 C15 .1UF ...
Page 15
C7 .1UF VCC 14 PC0 2 VDPC+5 GND 7 4 SN74HCT125N 6 U6 DB25M_RA / CLK ...
Page 16
VA+3/+5 R1 200K RST C29 3.3UF AGND AGND Figure 9. Reset Circuitry ...
Page 17
CON_BANANA J6 Z1 P6KE6V8P C12 47UF C25 VA C13 47UF C8 .1UF 10UF C19 VDPC+5 VD+5 GND Figure 10. Power Supply GND +3V/+5V CON_BANANA CON_BANANA J7 J1 P6KE6V8P Z2 C2 47UF C3 .1UF .1UF VA+3/+5 AGND GND ...
Page 18
U4 74HC243 GND 7 B4 MCLK 8 B3 SCLK 9 B2 LRCK 10 B1 SDATA 11 VCC /GAB VD+5 14 C24 .1UF GND Figure 11. I/O for Clocks and Data ...
Page 19
... DS297DB3 Figure 12. Silkscreen Top CDB4340/41 19 ...
Page 20
... Figure 13. Top Side CDB4340/41 DS297DB3 ...
Page 21
... DS297DB3 Figure 14. Bottom Side CDB4340/41 21 ...
Page 22
...