NSD-1202-ASST austriamicrosystems, NSD-1202-ASST Datasheet - Page 8

no-image

NSD-1202-ASST

Manufacturer Part Number
NSD-1202-ASST
Description
IC DRIVER MOTOR SQUIGGLE 16-QFN
Manufacturer
austriamicrosystems
Series
SQUIGGLE®r
Datasheet

Specifications of NSD-1202-ASST

Applications
Piezo Motor Driver
Number Of Outputs
2
Current - Output
25mA
Voltage - Load
24 V ~ 40 V
Voltage - Supply
2.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-VQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
NSD-1202-ASSTTR
NSD-1202
Data Sheet - D e t a i l e d D e s c r i p t i o n
7.5 Period Counter
The period counter is used to define the switching frequency of the motor. The pulse period is generated by dividing the clock input frequency by
the given period counter value.
The MSB of the high byte of the pulse counter (h) is used to enable the internal frequency doubler. This function should be used only for input
clock frequencies of 10MHz or less. At 20MHz input clock a decimal period counter value of 111 gives an output frequency of 180.18 kHz. A
period counter value of 112 results in a switching frequency of 178.75 kHz. This is equal to a maximum frequency step of 1.61 kHz. The
frequency resolution gets better for lower output frequencies, assuming a fixed input clock frequency.
The following table presents examples of the period counter and output switching frequency relationship. The values are given for 20MHz and
10MHz clock input frequency. (At 10MHz the frequency doubler can be activated, which leads to the same results.)
7.6 Pulse Counter
The pulse counter sets the number of pulses the motor should be active. Writing all zeros to the pulse counter stops the motor, even if the
previous set counter value is not completed. All outputs are then low. The same is valid for power-down mode. Bit 6 of the high byte in the pulse
counter (d) is used to set the direction of motor motion.
7.7 Output Voltage Register
This register is used to define the output voltage of the boost converter. The register value is directly transferred to the analog part. The default
value for this register set during power up or power down (XPD = LOW) is equal to 35V nominal output voltage.
Varying the output voltage can be used to vary the speed of the motor. However, if two motors are being driven, both motors use a common
output voltage and therefore one setting applies to both motors. To control the speed of two motors independently, use the Duty Cycle Register.
www.austriamicrosystems.com/NSD-1202
Output Voltage Register
XXXX X000 0000 0000
XXXX X100 0000 0000
Pulse Counter Value
XXXX X111 1111 1111
Period Counter Value
0001 0001
0001 0010
0010 0111
0011 0000
0011 0001
0001 1111
1000 0101
0111 0000
1000 0110
1000 1110
1000 1111
0110 1111
1024
2047
24.0
24.5
31.0
35.0
39.5
40.0
Typ
Typ
0
Revision 0.2
180.18
178.57
150.37
149.25
140.85
139.86
Typ
pulses
pulses
pulses
Unit
Unit
V
V
V
V
V
V
Maximum possible number of pulses
Motor is off, driver outputs are low
Default value
Conditions
Conditions
Unit
kHz
kHz
kHz
kHz
kHz
kHz
8 - 13

Related parts for NSD-1202-ASST