M83401/03M5110FB Vishay, M83401/03M5110FB Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/6/697/vishay_sml.jpg)
M83401/03M5110FB
Manufacturer Part Number
M83401/03M5110FB
Description
Manufacturer
Vishay
Type
Networkr
Datasheet
1.M8340103M5110FB.pdf
(4 pages)
Specifications of M83401/03M5110FB
Technology
Thick Film
Resistance
511Ohm
Power Rating
13/40W
Power Rating Per Resistor
1/40W
Number Of Resistors
13
Tolerance (+ Or -)
1%
Circuit Designator
BUS
Package / Case
Flat
Mounting Style
Through Hole
Temperature Coefficient
±300
Military Standard
MIL-PRF-83401
Operating Temp Range
-55C to 125C
No. Of Terminals
14
Case Style
Molded
Termination Style
Pin
Terminal Pitch
1.27
Product Length (mm)
9.78mm
Product Depth (mm)
7.75mm
Product Height (mm)
1.91mm
Lead Free Status / RoHS Status
Not Compliant
DFM 14
Vishay Dale
www.vishay.com
126
11 Schematic
12 Schematic
CIRCUIT APPLICATIONS
15 Schematic
1
14
R2
Pin #1
R1
R1
Pin #1
R2
R2
R1
R1
DFM14-11
•
R2
R2
DFM14-12
DFM14-15
•
R1
R1
•
R2
R2
•
R1
R1
•
R2
R2
•
R1
R1
•
R2
R2
R1
R1
R2
Thick Film Resistor Networks, Flat Pack
For Technical Questions, contact: ff2aresistors@vishay.com
The DFM14-11 provides the user with 7 nominally equal resistors with each resistor
isolated from all others. Commonly used in the following applications:
• "Wired OR" Pull-up
• Power Driven Pull-up
• TTL Input Pull-down
The DFM14-12 provides the user with a choice of 13 nominally equal resistors,
each connected to a common pin. Commonly used in the following applications:
• MOS/ROM Pull-up/
• Pull-down
• Open Collector Pull-up
The DFM14-15 provides the user with a choice of 12 pairs of R1/R2 resistor values for
pulse squaring and TTL dual-line terminating requirements.
DFM14-11 (M8340103xxxxxxA)
13 resistors with one pin common
• Line Termination
• ECL Output Pull-down
• Long-line Impedance balancing
DFM14-12 (M8340103xxxxxxB)
• "Wired OR" Pull-up
• Power Driven Pull-up
• TTL Unused Gate Pull-up
DFM14-15 (M8340103xxxxxxJ)
7 isolated resistors
12 pairs of resistors
• LED Current Limiting
• Power Gate Pull-up
• Digital Pulse Squaring
• TTL Input Pull-down
• High Speed Parallel Pull-up
Document Number: 31517
Revision 06-Aug-02