MCIMX25WPDK Freescale Semiconductor, MCIMX25WPDK Datasheet - Page 37

• Manufacturer Part Number: MCIMX25WPDK
• Description: KIT, DEV, I.MX25, FOR WINCE 6.0
• Manufacturer: Freescale Semiconductor

Specifications of MCIMX25WPDK

• Svhc: No SVHC (15-Dec-2010)
• Kit Features: Processor Module, I.MX25 With ARM926EJ-S Core, Personality Module, Programmable User I/O
• Mcu Supported Families: I.MX25
• Tool / Board: RoHS Compliant
• Silicon Manufacturer: Freescale
• Core Architecture: ARM
• Core Sub-architecture: ARM9
• Silicon Core Number: I.MX2
• Silicon Family Name: I.MX25
• Kit Contents: Board
• Features: CPU Module, Debug Module
• Rohs Compliant: Yes

25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
c
Freescale Semiconductor
LCD_LCS1_RST
LCD__R5_D17
LCD__R2_D14
LCD__G5_D11
LCD_R3_D15
LCD_R0_D12
LCD__B5_D5
LCD_HSYNC
LCD_VSYNC
UART1_CTS
UART1_RTS
VDD_LCDIO
LCD_G3_D9
LCD_G2_D8
LCD_G0_D6
LCD_B0_D0
LCD_B1_D1
LCD_B2_D2
LCD_B3_D3
UART1_TX
LCD_SD_I
LCD_G-1
LCD_R-1
LCD_B-1
Row A
RFU
GND
LCD_LSCLK_PLCK_FPSHIFT
i.MX25 PDK Hardware User’s Guide, Rev 1.0
LCD_CONTRAST
RFU_LCD2/GND
RFU_LCD2/GND
RFU_LCD2/GND
RFU_LCD2/GND
PERSONALITY2
PERSONALITY3
LCD_SPL_SPR
LCD__G4_D10
LCD_SD_DIO
LCD_R4_D16
LCD_R1_D13
LCD_G1_D7
LCD_B4_D4
LCD_CLS
LCD_REV
LCD_WR
LCD_G-2
LCD_RD
LCD_R-2
LCD_B-2
Row B
CPU1
CPU2
CPU3
GND
LCD_SER_RS_DEN
LCD_SD_CLK
LCD_VSYNC0
LCD_PAR_RS
CSPI1_SCLK
LCD_DRDY0
CSPI1_RDY
CSPI1_SS0
CSPI1_SS1
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
LCD_LCS0
Row C
GND
GND
GND
GND
GND
GND
GND
USB_OTG_D_MINUS
ATA_ENABLE_B
HDD_RESET_B
HDD_INTRQ
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
RFU_LCD2
HDD_DA1
HDD_DA0
HDD_CS0
HDD_DA2
HDD_CS1
ATA_DIR
Row D
GND
USB_OTG_D_PLUS
VDD_HDD_IO
RFU_LCD2
RFU_LCD2
RFU_LCD2
HDD_D10
HDD_D11
HDD_D12
HDD_D13
HDD_D14
HDD_D15
HDD_D3
HDD_D4
HDD_D5
HDD_D6
HDD_D7
HDD_D8
HDD_D9
Row E
GND
GND
GND
GND
GND
GND
GND
GND
FEC_RESET_B
1_WIRE_DATA
USB_OTG_UID
FEC_TX_CLK
FEC_RX_CLK
FEC_ENABLE
VDD_FEC_IO
FEC_RX_DV
FEC_TX_ER
FEC_TX_EN
FEC_INT_B
FEC_TXD0
FEC_RXD1
FEC_RXD2
FEC_RXD3
FEC_TXD1
FEC_MDIO
FEC_RXD0
RFU_LCD2
RFU_LCD2
FEC_MDC
FEC_CRS
FEC_COL
Row F
GND
EB0
LBA
VDD_EIM_DATA
OSC_CLKO
KP_COL_4
KP_COL_3
KP_COL_2
KP_COL_1
KP_COL_0
ECB_WAIT
Row G
CS4_B
CS2_B
CS0_B
GPIO
GPIO
GPIO
GPIO
GPIO
OE_B
D14
D12
D10
EB1
D8
D6
D4
D2
D0
CSI_D9(MSB)
CSI_D6
CSI_D7
CSI_D8
CS5_B
CS3_B
CS1_B
Row H
RW_B
GPIO
GPIO
GPIO
GPIO
BCLK
GND
GND
GND
GND
GND
D15
D13
D11
D9
D7
D5
D3
D1
VDD_EIM_ADDR
VDD_SD2_IO
SSI2_SCK
SSI2_SFS
SD1_D0
SD1_D1
SD1_D2
SD1_D3
SD2_D0
SD2_D1
SD2_D2
SD2_D3
Row J
GND
A24
A22
A20
A18
A16
A14
A12
A10
A8
A6
A4
A2
A0
CAN TX2 RFU
CAN RX2 RFU
VDD_SD1_IO
VDD_MLB
SD1_CMD
SD2_CMD
SD1_DET
SD1_CLK
SD2_DET
SD2_CLK
SD1_WP
SD2_WP
Row K
GND
A25
A23
A21
A19
A17
A15
A13
A11
A9
A7
A5
A3
A1
4-3