HW-V5-ML505-UNI-G Xilinx Inc, HW-V5-ML505-UNI-G Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
HW-V5-ML505-UNI-G
Manufacturer Part Number
HW-V5-ML505-UNI-G
Description
KIT, EVAL PLATFORM, VIRTEX-5 LXT, ML505
Manufacturer
Xilinx Inc
Datasheet
1.HW-V5-ML505-UNI-G.pdf
(31 pages)
Specifications of HW-V5-ML505-UNI-G
Kit Contents
RoHS Compliant
Svhc
No SVHC (15-Dec-2010)
Development Tool Type
Hardware / Software - Evaluation Kit
Silicon Manufacturer
Xilinx
Core Architecture
Virtex
Silicon Family Name
Virtex-5
Features
Linear Flash,
Rohs Compliant
Yes
About This Guide
Additional Documentation
ML505/ML506/ML507 Getting Started Tutorial
UG348 (v3.0.3) June 18, 2009
R
The ML505/ML506/ML507 Getting Started Tutorial provides step-by-step instructions for
setting up and using the Virtex®-5 FPGA ML505, ML506, and ML507 Evaluation Platforms
(referred to as the ML50x board in this guide). The ML50x board comes with a number of
pre-installed demonstrations. This tutorial guides you through these demonstrations and
provides instructions to run them on the ML50x platforms.
The following documents are also available for download at
http://www.xilinx.com/virtex5.
•
•
•
•
•
•
Virtex-5 Family Overview
The features and product selection of the Virtex-5 family are outlined in this overview.
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
This data sheet contains the DC and Switching Characteristic specifications for the
Virtex-5 family.
Virtex-5 FPGA User Guide
This user guide includes chapters on:
♦
♦
♦
♦
♦
♦
♦
♦
Virtex-5 FPGA RocketIO™ GTP Transceiver User Guide
This guide describes the RocketIO GTP transceivers available in the Virtex-5 LXT and
SXT platforms.
Virtex-5 FPGA RocketIO GTX Transceiver User Guide
This guide describes the RocketIO GTX transceivers available in the Virtex-5 FXT
platform.
Embedded Processor Block in Virtex-5 FPGAs Reference Guide
This reference guide is a description of the embedded processor block available in the
Virtex-5 FXT platform.
Clocking Resources
Clock Management Technology (CMT)
Phase-Locked Loops (PLLs)
Block RAM
Configurable Logic Blocks (CLBs)
SelectIO™ Resources
SelectIO Logic Resources
Advanced SelectIO Logic Resources
www.xilinx.com
Preface
5