6D305 4D SYSTEMS, 6D305 Datasheet - Page 45

• Manufacturer Part Number: 6D305
• Description: MOD, GRAPHICS-CNTRLR, UVGA-PICASO-MD1
• Manufacturer: 4D SYSTEMS

Specifications of 6D305

• Accessory Type: Module For UVGA-PICASO-MD1
• Kit Features: 512KB Of Onboard SRAM, SPI Signal Allow The Module To Be Connected To Number Of SD & MMC Memory Card
• Supply Voltage: 3.3V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

13
When the
Graphics RAM and the internal Display registers. Allow up to 500ms before attempting to
communicate with the
with the module during this period. The
its Tx Data line during this period, the host should disable its Rx Data reception.
HIGH. If the host Tx
period, the module may misinterpret this as the START bit and lock onto some
undesired Baud Rate. If the host has a slow wake up time, i.e. less than 100ms, its
Tx line maybe floating. This can be easily resolved by adding a pull up resistor on
the host Tx line which will ensure the module does not encounter a false START bit.
The pull up resistor can be any value within 10K to 100K.
module can lock onto the host’s serial baud rate. This is called “Auto Bauding”. The
module will respond with an ‘ACK’ (06h). See section 7.
Power-Up Reset
Allow 500ms after power-up for module to settle. Do not attempt to communicate
Within 100ms of powering up, the host should make sure it has its Tx line pulled
The host must transmit the ASCII ‘U’ (capital U, 55hex) as the first command so the
The module is now ready to accept screen function commands from the host.
µVGA-PICASO-MD1
module.
(µVGA-PICASO-MD1
www.4dsystems.com.au
The power up sequence of events should be as follows:
µVGA-PICASO-MD1
comes out of a power up reset it initialises the Video
µVGA-PICASO-MD1
Rx) is LOW or floating after the 100ms
may send garbage on
45