MAX17017DEVKIT+ Maxim Integrated Products, MAX17017DEVKIT+ Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
MAX17017DEVKIT+
Manufacturer Part Number
MAX17017DEVKIT+
Description
Quad-Output Controller Eval. Board
Manufacturer
Maxim Integrated Products
Datasheet
1.MAX17017GTM.pdf
(31 pages)
Specifications of MAX17017DEVKIT+
Silicon Manufacturer
Maxim
Application Sub Type
Voltage Controller
Kit Application Type
Power Management
Silicon Core Number
MAX17017
Kit Contents
Board
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Quad-Output Controller for
Low-Power Architecture
14
PIN
3–6
7, 8
10
11
12
13
14
15
16
1
2
9
______________________________________________________________________________________
REFIND
INLDO
NAME
POKC
OUTD
SHDN
LDO5
BSTC
VTTR
FBD
LXC
BYP
IND
Open-Drain Power-Good Output for the Internal 5A Step-Down Converter. POKC is low if FBC is more than
12% (typ) above or below the nominal 0.75V feedback regulation threshold. POKC is held low during
startup and in shutdown. POKC becomes high impedance when FBC is in regulation.
Boost Flying Capacitor Connection for the Internal 5A Step-Down Converter. The MAX17017 includes an
internal boost switch/diode connected between V
in Figure 1.
Inductor Connection for the Internal 5A Step-Down Converter. Connect LXC to the switched side of the
inductor.
Source/Sink Linear Regulator Output. Bypass OUTD with 2x 10μF or greater ceramic capacitors to ground.
Dropout needs additional output capacitance (see the VTT LDO Output Capacitor Selection (C
section).
S our ce/S i nk Li near Reg ul ator Inp ut. Byp ass IN D w i th a 10μF or g r eater cer am i c cap aci tor to g r ound .
Feedback Input for the Internal Source/Sink Linear Regulator. FBD tracks and regulates to the REFIND
voltage.
Ouput of Reference Buffer. Bypass with 0.22μF for ±3mA of output current.
Dynamic Reference Input Voltage for the Source/Sink Linear Regulator and the Reference Buffer. The linear
regulator feedback threshold (FBD) tracks the REFIND voltage.
Shutdown Control Input. The device enters its 5μA supply current shutdown mode if V
SHDN input falling edge trip level and does not restart until V
edge trip level. Connect SHDN to V
Input of the Startup Circuitry and the LDO5 Internal 5V Linear Regulator. Bypass to GND with a 0.1μF or
greater ceramic capacitor close to the controller.
In the single-cell step-up applications, the 5V linear regulator is no longer necessary for the 5V bias supply.
Connect BYP and INLDO to the system’s 5V supply to effectively disable the linear regulator.
5V Internal Linear Regulator Output. Bypass with a 4.7μF or greater ceramic capacitor. The 5V linear
regulator provides the bias power for the gate drivers (V
regulator sources up to 50mA (max guaranteed). When BYP exceeds 4.65V (typ), the MAX17017 bypasses
the linear regulator through a 1.5_ bypass switch. When the linear regulator is bypassed, LDO5 supports
loads up to 100mA.
In the single-cell step-up applications, the 5V linear regulator is no longer necessary for the 5V bias supply.
Bypass SHDN to ground and leave LDO5 unconnected. Connect BYP and INLDO to effectively disable the
linear regulator.
Linear Regulator Bypass Input. When BYP exceeds 4.65V, the controller shorts LDO5 to BYP through a 1.5_
bypass switch and disables the linear regulator. When BYP is low, the linear regulator remains active.
The BYP input also serves as the VTTR buffer supply, allowing VTTR to remain active even when the
source/sink linear regulator (OUTD) has been disabled under system standby/suspend conditions.
In the single-cell step-up applications, the 5V linear regulator is no longer necessary for the 5V bias supply.
Bypass LDO5 to ground with a 1μF capacitor and leave this output unconnected. Connect BYP and INLDO
to the system’s 5V supply to effectively disable the linear regulator.
INLDO
for automatic startup of LDO5.
FUNCTION
DD
and BSTC. Connect to an external capacitor as shown
DD
) and analog control circuitry (V
SHDN
is greater than the SHDN input rising
Pin Description
SHDN
CC
is less than the
). The linear
OUTD
)