USBN9603-28M National Semiconductor, USBN9603-28M Datasheet - Page 35

• Manufacturer Part Number: USBN9603-28M
• Description: USB Controller IC
• Manufacturer: National Semiconductor

Specifications of USBN9603-28M

• Interface: USB
• No. Of Pins: 28
• Peak Reflow Compatible (260 C): No
• Supply Voltage Max: 7V
• Leaded Process Compatible: No
• Controller Type, Ic: USB
• Package / Case: 28-WSOIC
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

7.0 Register Set
7.1.10 Transmit Mask Register (TXMSK)
When set and the corresponding bit in the TXEV register is set, TX_EV in the MAEV register is set. When cleared, the cor-
responding bit in the TXEV register does not cause TX_EV to be set.
7.1.11 Receive Event Register (RXEV)
RXFIFO
Receive FIFO. These bits are set whenever either RX_ERR or RX_LAST in the respective Receive Status (RXSx) register
is set. Reading the corresponding RXSx register automatically clears these bits.
The USBN9603 discards all packets for Endpoint 0 received with errors. This is necessary in case of retransmission due to
media errors, ensuring that a good copy of a SETUP packet is captured. Otherwise, the FIFO may potentially be tied up,
holding corrupted data and unable to receive a retransmission of the same packet (the RXFIFO0 bit does only reflect the
value of RX_LAST for Endpoint 0).
If data streaming is used for the receive endpoints (EP2, EP4 and EP6) the firmware must check with the respective
RX_ERR bits to ensure the packets received are not corrupted by errors.
RXOVRRN
Receive Overrun. These bits are set in the event of a FIFO overrun condition. They are cleared when the register is read.
The firmware must check with the respective RX_ERR bits that packets received for the other receive endpoints (EP2, EP4
and EP6) are not corrupted by errors, as these endpoints support data streaming (packets which are longer than the actual
FIFO depth).
7.1.12 Receive Mask Register (RXMSK)
When set and the corresponding bit in the RXEV register is set, RX_EV in the MAEV register is set. When cleared, the cor-
responding bit in the RXEV register does not cause RX_EV to be set.
RXFIFO3 RXFIFO2 RXFIFO1
bit 7
bit 7
bit 7
0
0
0
(Continued)
bit 6
bit 6
bit 6
RXOVRRN3-0
0
0
0
CoR
bit 5
bit 5
bit 5
Same Bit Definition as RXEV Register
Same Bit Definition as TXEV Register
0
0
0
FIFO0
bit 4
bit 4
bit 4
0
0
0
r/w
r/w
35
RXFIFO3 RXFIFO2 RXFIFO1
bit 3
bit 3
bit 3
0
0
0
bit 2
bit 2
bit 2
0
0
0
RXFIFO3-0
r
bit 1
bit 1
bit 1
0
0
0
FIFO0
bit 0
bit 0
bit 0
0
0
0
www.national.com