PIC24FJ96GA008-I/PT Microchip Technology, PIC24FJ96GA008-I/PT Datasheet - Page 197
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC24FJ96GA008-I/PT
Manufacturer Part Number
PIC24FJ96GA008-I/PT
Description
IC,MICROCONTROLLER,16-BIT,PIC CPU,CMOS,TQFP,80PIN,PLASTIC
Manufacturer
Microchip Technology
Series
PIC® 24Fr
Datasheets
1.PIC24FJ16GA002-ISS.pdf
(52 pages)
2.PIC24FJ64GA006-IPT.pdf
(240 pages)
3.PIC24FJ64GA006-IPT.pdf
(22 pages)
Specifications of PIC24FJ96GA008-I/PT
Rohs Compliant
YES
Core Processor
PIC
Core Size
16-Bit
Speed
16MHz
Connectivity
I²C, PMP, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
69
Program Memory Size
96KB (32K x 24)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-TFQFP
Processor Series
PIC24FJ
Core
PIC
Data Bus Width
16 bit
Data Ram Size
8 KB
Interface Type
I2C, SPI, UART
Maximum Clock Frequency
32 MHz
Number Of Programmable I/os
69
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, DM240001, DM240011, DV164033, AC164127, MA240011
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 16 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
876-1004 - PIC24 BREAKOUT BOARDDM240011 - KIT STARTER MPLAB FOR PIC24F MCUDV164033 - KIT START EXPLORER 16 MPLAB ICD2MA160011 - DAUGHTER BOARD PICDEM LCD 16F91XDM240001 - BOARD DEMO PIC24/DSPIC33/PIC32AC164328 - MODULE SKT FOR 80TQFP
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC24FJ96GA008-I/PT
Manufacturer:
Maxim
Quantity:
164
Company:
Part Number:
PIC24FJ96GA008-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC24FJ96GA008-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
23.4
PIC24FJ128GA010 family devices implement a JTAG
interface, which supports boundary scan device testing
as well as in-circuit programming.
Refer to the Microchip web site (www.microchip.com)
for JTAG support files and additional information.
23.5
For all devices in the PIC24FJ128GA010 family of
devices, the on-chip program memory space is treated
as a single block. Code protection for this block is con-
trolled by one Configuration bit, GCP. This bit inhibits
external reads and writes to the program memory
space. It has no direct effect in normal execution mode.
Write protection is controlled by the GWRP bit in the
Configuration Word. When GWRP is programmed to 0,
internal write and erase operations to program memory
are blocked.
23.5.1
The Configuration registers are protected against
inadvertent or unwanted changes or reads in two ways.
The primary protection method is the same as that of
the shadow registers which contain a complimentary
value which is constantly compared with the actual
value. To safeguard against unpredictable events, Con-
figuration bit changes resulting from individual cell level
disruptions (such as ESD events) will cause a parity
error and trigger a device Configuration Word Mis-
match Reset.
The data for the Configuration registers is derived from
the Flash Configuration Words in program memory.
When the GCP bit is set, the source data for device
configuration is also protected as a consequence.
© 2009 Microchip Technology Inc.
Note:
Note:
JTAG Interface
Program Verification and
Code Protection
This data sheet summarizes the features
of this group of PIC24F devices. It is not
intended to be a comprehensive reference
source. Refer to Section 33. “Program-
ming and Diagnostics” (DS39716) in the
“PIC24F Family Reference Manual” for
more information.
This data sheet summarizes the features
of this group of PIC24F devices. It is not
intended to be a comprehensive reference
source. Refer to Section 33. “Program-
ming and Diagnostics” (DS39716) in the
“PIC24F Family Reference Manual” for
more information.
CONFIGURATION REGISTER
PROTECTION
PIC24FJ128GA010 FAMILY
23.6
PIC24FJ128GA010 family microcontrollers can be
serially programmed while in the end application circuit.
This is simply done with two lines for clock (PGCx) and
data (PGDx) and three other lines for power, ground
and the programming voltage. This allows customers to
manufacture boards with unprogrammed devices and
then program the microcontroller just before shipping
the product. This also allows the most recent firmware
or a custom firmware to be programmed.
23.7
When MPLAB
In-Circuit Debugging functionality is enabled. This
function allows simple debugging functions when used
with MPLAB IDE. Debugging functionality is controlled
through the EMUCx (Emulation/Debug Clock) and
EMUDx (Emulation/Debug Data) pins.
To use the In-Circuit Debugger function of the device,
the design must implement ICSP connections to
MCLR,
EMUDx/EMUCx pin pair. In addition, when the feature
is enabled, some of the resources are not available for
general use. These resources include the first 80 bytes
of data RAM and two I/O pins.
Note:
In-Circuit Debugger
In-Circuit Serial Programming
V
DD
This data sheet summarizes the features
of this group of PIC24F devices. It is not
intended to be a comprehensive reference
source. Refer to Section 33. “Program-
ming and Diagnostics” (DS39716) in the
“PIC24F Family Reference Manual” for
more information.
,
®
ICD 2 is selected as a debugger, the
V
SS
,
PGCx,
PGDx
DS39747E-page 197
and
the