EL7563CM Intersil, EL7563CM Datasheet - Page 10

• Manufacturer Part Number: EL7563CM
• Description: DC/DC Converter IC
• Manufacturer: Intersil

Specifications of EL7563CM

• Input Voltage: 3.6V
• No. Of Pins: 20
• Operating Temperature Range: -40°C To +85°C
• Termination Type: SMD
• Mounting Type: Surface Mount
• Voltage Regulator Type: Buck Switching
• Supply Voltage Min: 3V
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Applications Information
Circuit Description
General
The EL7563 is a fixed frequency, current mode controlled
DC/DC converter with integrated N-channel power
MOSFETs and a high precision reference. The device
incorporates all the active circuitry required to implement a
cost effective, user-programmable 4A synchronous step-
down regulator suitable for use in DSP core power supplies.
By combining fused-lead packaging technology with an
efficient synchronous switching architecture, high power
output (10W) can be realized without the use of discrete
external heat sinks.
PWM Controller
The EL7563 regulates output voltage through the use of
current-mode controlled pulse width modulation. The three
main elements in a PWM controller are the feedback loop and
reference, a pulse width modulator whose duty cycle is
controlled by the feedback error signal, and a filter which
averages the logic level modulator output. In a step-down
(buck) converter, the feedback loop forces the time-averaged
output of the modulator to equal the desired output voltage.
Unlike pure voltage-mode control systems, current-mode
control utilizes dual feedback loops to provide both output
voltage and inductor current information to the controller. The
voltage loop minimizes DC and transient errors in the output
voltage by adjusting the PWM duty-cycle in response to
changes in line or load conditions. Since the output voltage is
equal to the time-averaged of the modulator output, the
relatively large LC time constant found in power supply
applications generally results in low bandwidth and poor
transient response. By directly monitoring changes in inductor
current via a series sense resistor the controller's response
time is not entirely limited by the output LC filter and can react
more quickly to changes in line and load conditions. This feed-
forward characteristic also simplifies AC loop compensation
since it adds a zero to the overall loop response. Through
proper selection of the current-feedback to voltage-feedback
ratio the overall loop response will approach a one-pole
system. The resulting system offers several advantages over
traditional voltage control systems, including simpler loop
compensation, pulse by pulse current limiting, rapid response
to line variation and good load step response.
The heart of the controller is an input direct summing
comparator which sum voltage feedback, current feedback,
slope compensation ramp and power tracking signals
together. Slope compensation is required to prevent system
instability that occurs in current-mode topologies operating
at duty-cycles greater than 50% and is also used to define
the open-loop gain of the overall system. The slope
compensation is fixed internally and optimized for 500mA
inductor ripple current. The power tracking will not contribute
any input to the comparator steady-state operation. Current
10
EL7563
feedback is measured by the patented sensing scheme that
senses the inductor current flowing through the high-side
switch whenever it is conducting. At the beginning of each
oscillator period the high-side NMOS switch is turned on.
The comparator inputs are gated off for a minimum period of
time of about 150ns (LEB) after the high-side switch is
turned on to allow the system to settle. The Leading Edge
Blanking (LEB) period prevents the detection of erroneous
voltages at the comparator inputs due to switching noise. If
the inductor current exceeds the maximum current limit
(I
the high-side switch on time. If I
the feedback voltage FB derived from the regulator output
voltage V
reference voltage. The resultant error voltage is summed
with the current feedback and slope compensation ramp.
The high-side switch remains on until all four comparator
inputs have summed to zero, at which time the high-side
switch is turned off and the low-side switch is turned on.
However, the maximum on-duty ratio of the high-side switch
is limited to 95%. In order to eliminate cross-conduction of
the high-side and low-side switches a 15ns break-before-
make delay is incorporated in the switch drive circuitry. The
output enable (EN) input allows the regulator output to be
disabled by an external logic control signal.
Output Voltage Setting
In general:
However, due to the relatively low open loop gain of the
system, gain errors will occur as the output voltage and loop-
gain is changed. This is shown in the performance curves. A
100nA pull-up current from FB to V
in the event that FB is floating.
NMOS Power FETs and Drive Circuitry
The EL7563 integrates low on-resistance (30m:) NMOS
FETs to achieve high efficiency at 4A. In order to use an
NMOS switch for the high-side drive it is necessary to drive
the gate voltage above the source voltage (L
accomplished by bootstrapping the V
voltage with an external capacitor CV
and diode. When the low-side switch is turned on and the L
voltage is close to GND potential, capacitor CV
through internal switch to V
charge-pump. At the beginning of the next cycle the high-
side switch turns on and the L
to V
capacitor CV
V
level shifted and used to drive the gate of the high-side FET,
via the V
V
LMAX
DRV
OUT
IN
+V
=
potential. As the L
) a secondary over-current comparator will terminate
IN
0.992V
HI
OUT
, typically 9V, for V
pin. A value of 0.22µF for CV
HI
is then compared to the internal feedback
follows and eventually reaches a value of
u
§
¨
©
1
+
R
------ -
R
2
1
·
¸
¹
X
pin rises the positive plate of
DRV
IN
X
=3.3V. This voltage is then
LMAX
, typically 6V with external
pins begin to rise from GND
DD
HI
HI
has not been reached,
forces V
pin above the L
and internal switch
HI
is recommended.
X
). This is
OUT
HI
is charged
May 13, 2005
to GND
FN7296.2
X
X