DSPIC30F4012T-30I/SO Microchip Technology, DSPIC30F4012T-30I/SO Datasheet - Page 20
DSPIC30F4012T-30I/SO
Manufacturer Part Number
DSPIC30F4012T-30I/SO
Description
IC,DSP,16-BIT,CMOS,SOP,28PIN,PLASTIC
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr
Datasheets
1.DSPIC30F2011-20ISO.pdf
(66 pages)
2.DSPIC30F4012-30ISO.pdf
(238 pages)
3.DSPIC30F4012-30ISO.pdf
(18 pages)
4.DSPIC30F4012-30ISO.pdf
(6 pages)
5.DSPIC30F4012-30ISO.pdf
(16 pages)
6.DSPIC30F4012-30ISO.pdf
(22 pages)
Specifications of DSPIC30F4012T-30I/SO
Rohs Compliant
YES
Core Processor
dsPIC
Core Size
16-Bit
Speed
30 MIPs
Connectivity
CAN, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
Number Of I /o
20
Program Memory Size
48KB (16K x 24)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 6x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
DSPIC30F4012T30IS
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPIC30F4012T-30I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
- DSPIC30F2011-20ISO PDF datasheet
- DSPIC30F4012-30ISO PDF datasheet #2
- DSPIC30F4012-30ISO PDF datasheet #3
- DSPIC30F4012-30ISO PDF datasheet #4
- DSPIC30F4012-30ISO PDF datasheet #5
- DSPIC30F4012-30ISO PDF datasheet #6
- Current page: 20 of 238
- Download datasheet (4Mb)
inherent accumulator-to-accumulator operations which
dsPIC30F4011/4012
2.3
The dsPIC DSCs feature a 16/16-bit signed fractional
divide operation, as well as 32/16-bit and 16/16-bit
signed and unsigned integer divide operations, in the
form of single instruction iterative divides. The following
instructions and data sizes are supported:
1.
2.
3.
4.
5.
TABLE 2-1:
2.4
The DSP engine consists of a high-speed, 17-bit x
17-bit multiplier, a barrel shifter and a 40-bit adder/
subtracter (with two target accumulators, round and
saturation logic).
The dsPIC30F devices have a single instruction flow
which can execute either DSP or MCU instructions.
Many of the hardware resources are shared between
the DSP and MCU instructions. For example, the
instruction set has both DSP and MCU multiply
instructions which use the same hardware multiplier.
The DSP engine also has the capability to perform
require no additional data. These instructions are ADD,
SUB and NEG.
The DS0 engine has various options selected through
various bits in the CPU Core Configuration register
(CORCON), as listed below:
1.
2.
3.
4.
5.
6.
7.
DS70135G-page 20
DIVF
DIV.sd
DIV.s
DIV.ud
DIV.u
Note:
DIVF – 16/16 signed fractional divide
DIV.sd – 32/16 signed divide
DIV.ud – 32/16 unsigned divide
DIV.s – 16/16 signed divide
DIV.u – 16/16 unsigned divide
Fractional or integer DSP multiply (IF).
Signed or unsigned DSP multiply (US).
Conventional or convergent rounding (RND).
Automatic saturation on/off for ACCA (SATA).
Automatic saturation on/off for ACCB (SATB).
Automatic saturation on/off for writes to data
memory (SATDW).
Accumulator
(ACCSAT).
Divide Support
DSP Engine
For CORCON layout, see
Instruction
DIVIDE INSTRUCTIONS
Saturation
mode
Table
Signed fractional divide: Wm/Wn → W0; Rem → W1
Signed divide: (Wm + 1:Wm)/Wn → W0; Rem → W1
Signed divide: Wm/Wn → W0; Rem → W1
Unsigned divide: (Wm + 1:Wm)/Wn → W0; Rem → W1
Unsigned divide: Wm/Wn → W0; Rem → W1
selection
3-3.
The divide instructions must be executed within a
REPEAT loop. Any other form of execution (e.g. a series
of discrete divide instructions) will not function correctly
because the instruction flow depends on RCOUNT. The
divide instruction does not automatically set up the
RCOUNT value and it must, therefore, be explicitly and
correctly specified in the REPEAT instruction, as shown in
Table 2-1
{operand value + 1} times). The REPEAT loop count must
be set up for 18 iterations of the DIV/DIVF instruction.
Thus, a complete divide operation requires 19 cycles.
A block diagram of the DSP engine is shown in
Figure
TABLE 2-2:
Note:
Instruction
MOVSAC
2-2.
MPY.N
EDAC
CLR
MAC
MPY
MSC
ED
(REPEAT executes the target instruction
Function
The divide flow is interruptible. However,
the user needs to save the context as
appropriate.
DSP INSTRUCTION
SUMMARY
© 2010 Microchip Technology Inc.
Algebraic Operation
A = 0
A = (x – y)
A = A + (x – y)
A = A + (x * y)
No change in A
A = x * y
A = – x * y
A = A – x * y
2
2
Related parts for DSPIC30F4012T-30I/SO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC DSPIC MCU/DSP 48K 28SOIC
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC DSPIC MCU/DSP 48K 28DIP
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC DSPIC MCU/DSP 48K 44QFN
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC DSPIC MCU/DSP 48K 28DIP
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC DSPIC MCU/DSP 48K 44QFN
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC, DSC, 16BIT, 48KB 20MHZ, 5.5V, SOIC28
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC,DSP,16-BIT,CMOS,LLCC,44PIN,PLASTIC
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC,DSP,16-BIT,CMOS,SOP,28PIN,PLASTIC
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
IC,DSP,16-BIT,CMOS,DIP,28PIN,PLASTIC
Manufacturer:
Microchip Technology
Datasheet:
Part Number:
Description:
Dspic30f4011/4012 Enhanced Flash 16-bit Digital Signal Controller
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet: