DSPIC30F2023T-30I/PT Microchip Technology, DSPIC30F2023T-30I/PT Datasheet - Page 21
![12KB, Flash, 512bytes-RAM, 30MIPS, 35I/O, 16-bit Family,nanoWatt 44 TQFP 10x10x1](/photos/6/82/68251/c04-076_pt_sml.jpg)
DSPIC30F2023T-30I/PT
Manufacturer Part Number
DSPIC30F2023T-30I/PT
Description
12KB, Flash, 512bytes-RAM, 30MIPS, 35I/O, 16-bit Family,nanoWatt 44 TQFP 10x10x1
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr
Datasheets
1.AC164335.pdf
(286 pages)
2.DM300023.pdf
(22 pages)
3.DM300023.pdf
(18 pages)
4.DSPIC30F2011-20ISO.pdf
(66 pages)
5.DSPIC30F2011-20IP.pdf
(26 pages)
6.DSPIC30F1010-30ISO.pdf
(26 pages)
7.DSPIC30F1010-30ISO.pdf
(50 pages)
Specifications of DSPIC30F2023T-30I/PT
Core Processor
dsPIC
Core Size
16-Bit
Speed
30 MIPs
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
35
Program Memory Size
12KB (4K x 24)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
DSPIC30F2023T-30I/PTTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPIC30F2023T-30I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F2023T-30I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
35.4
© 2008 Microchip Technology Inc.
Master Mode Clock Frequency
Section 35. Serial Peripheral Interface (SPI) (Part II)
In the Master mode, the clock provided to the SPI1 module is the instruction cycle (T
clock will then be prescaled by the primary prescaler, specified by PPRE<1:0>
(SPI1CON1<1:0>), and the secondary prescaler, specified by SPRE<2:0> (SPI1CON1<4:2>).
The prescaled instruction clock becomes the serial clock and is provided to external devices
through the SCK1 pin.
Equation 35-1 can be used to calculate the SCK1 clock frequency as a function of the primary
and secondary prescaler settings.
Equation 35-1:
Some sample SPI clock frequencies (in kHz) are shown in Table 35-1.
Table 35-1:
Primary Prescaler Settings
Primary Prescaler Settings
Note 1: SCK1 frequencies are shown in kHz.
Note:
Note:
F
F
Note that the SCK1 signal clock is not free running for normal SPI modes. It will only
run for 8 or 16 pulses when the SPI1BUF is loaded with data. However, it is
continuous for Framed modes.
Not all clock rates are supported. For further information, refer to the SPI module
timing specifications in the specific device data sheet.
CY
CY
= 30 MHz
Sample SCK1 Frequencies
= 5 MHz
SPI Clock Frequency
F
SCK
=
16:1
64:1
16:1
64:1
1:1
4:1
1:1
4:1
Primary Prescaler * Secondary Prescaler
30000
7500
1875
5000
1250
469
313
1:1
78
(1)
F
Secondary Prescaler Settings
CY
15000
3750
2500
938
234
625
156
2:1
39
7500
1875
1250
469
117
313
4:1
78
20
DS70272B-page 35-21
5000
1250
313
833
208
6:1
78
52
13
CY
3750
938
234
625
156
8:1
59
39
10
). This
35