COP8SAC728M8 National Semiconductor, COP8SAC728M8 Datasheet - Page 30
COP8SAC728M8
Manufacturer Part Number
COP8SAC728M8
Description
4K HIGHLY INTEGRATED OTP
Manufacturer
National Semiconductor
Specifications of COP8SAC728M8
Rohs Compliant
NO
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
COP8SAC728M8/NOPB
Manufacturer:
NS
Quantity:
4 044
www.national.com
9.0 Interrupts
9.3.1 VIS Execution
When the VIS instruction is executed it activates the arbitra-
tion logic. The arbitration logic generates an even number
between E0 and FE (E0, E2, E4, E6 etc...) depending on
which active interrupt has the highest arbitration ranking at
the time of the 1st cycle of VIS is executed. For example, if
the software trap interrupt is active, FE is generated. If the
external interrupt is active and the software trap interrupt is
not, then FA is generated and so forth. If the only active inter-
rupt is software trap, than E0 is generated. This number re-
places the lower byte of the PC. The upper byte of the PC re-
(Continued)
FIGURE 22. VIS Operation
30
mains unchanged. The new PC is therefore pointing to the
vector of the active interrupt with the highest arbitration rank-
ing. This vector is read from program memory and placed
into the PC which is now pointed to the 1st instruction of the
service routine of the active interrupt with the highest arbitra-
tion ranking.
Figure 22 illustrates the different steps performed by the VIS
instruction. Figure 23 shows a flowchart for the VIS instruc-
tion.
The non-maskable interrupt pending flag is cleared by the
RPND (Reset Non-Maskable Pending Bit) instruction (under
certain conditions) and upon RESET.
DS012838-29