AD7719BRUZ Analog Devices Inc, AD7719BRUZ Datasheet - Page 24

• Manufacturer Part Number: AD7719BRUZ
• Description: Dual 16-Bit & 24-Bit SD ADC
• Manufacturer: Analog Devices Inc

Specifications of AD7719BRUZ

• Number Of Bits: 16/24
• Sampling Rate (per Second): 105
• Data Interface: DSP, MICROWIRE™, QSPI™, Serial, SPI™
• Number Of Converters: 2
• Power Dissipation (max): 4.5mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 28-TSSOP (0.173", 4.40mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-AD7719EB - BOARD EVAL FOR AD7719
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

AD7719
Filter Register (A3, A2, A1, A0 = 0, 1, 0, 0; Power-On
Reset = 0x45)
The Filter register is an 8-bit register from which data can be
read or to which data can be written. This register determines
the amount of averaging performed by the sinc filter. Table XV
outlines the bit designations for the Filter register. FR7 through
FR0 indicate the bit location, with FR denoting that the bits are in
the Filter register. FR7 denotes the first bit of the data stream.
The number in parentheses indicates the power-on/reset default
status of that bit. The number in this register is used to set the
decimation factor and thus the output update rate for the main
and aux ADCs. The filter register cannot be written to by the
user while either ADC is active. The update rate is used for both
main and aux ADCs and is calculated as follows:
where:
f
f
SF
ADC
MOD
= ADC output update rate
= Modulator clock frequency = 32.768 kHz
= Decimal value written to SF register
P
I
P
I
(main and aux ADC)
O
S
O
4
S
F
D
F
C
W
C
7
R
O
I
O
R
2
7
(
N
) 0
N
(
(
5 1
) 0
) 0
7
f
ADC
P
I
P
I
O
S
O
3
=
S
F
D
C
F
W
C
1
3
6
R
O
I
O
R
1
×
6
(
N
) 1
N
(
(
8
4 1
) 0
) 0
6
×
1
SF
I
P
×
I
O
S
O
2
f
F
C
0
F
E
MOD
C
5
R
O
(
N
O
) 0
5
(
N
) 0
N
(
) 0
3 1
5
I
P
I
O
S
O
B
1
F
C
F
E
O
C
4
R
O
N
O
(
4
(
N
) 0
) 0
N
(
) 0
2 1
4
–24–
P
I
The allowable range for SF is 13dec to 255dec. Examples of SF
values and corresponding conversion rate (f
are shown in Table XV. It should also be noted that both ADC
input channels are chopped to minimize offset errors. This
means that the time for a single conversion or the time to the
first conversion result is 2 × t
SF (dec)
13
69
255
I/O and Current Source Control Register (IOCON): (A3, A2,
A1, A0 = 0, 1, 1, 1; Power-On Reset = 0x0000)
The IOCON register is a 16-bit register from which data can be
read or to which data can be written. This register is used to control
and configure the various excitation and burnout current source
options available on-chip along with controlling the I/O port.
Table XVI outlines the bit designations for this register. IOCON15
through IOCON0 indicate the bit location, with IOCON denoting
that the bits are in the I/O and Current Source control register.
IOCON15 denotes the first bit of the data stream. The number
in parentheses indicates the power-on/reset default status of that
bit. A write to the IOCON register has immediate effect and
does not reset the ADCs. Thus if a current source is switched
while the ADC is converting, the user will have to wait for the
full settling time of the filter before getting a fully settled output.
Since the ADC is chopped, this equates to three outputs.
2 I
I
O
4
S
O
D
P
F
C
F
C
I
A
3
R
O
N
O
T
3
(
N
) 0
N
(
) 0
(
1 1
3
) 0
Table XV. Update Rate vs. SF WORD
P
I
SF (Hex)
0D
45
FF
1 I
I
O
3
S
O
D
P
F
C
F
C
I
A
2
R
O
N
O
T
2
(
N
) 1
N
(
(
0 1
) 1
2
) 0
ADC
P
I
I
2 I
2
S
O
O
.
D
F
E
f
105.3
19.79
5.35
F
C
C
ADC
A
1
R
N
O
O
T
1
(
(
) 0
N
N
) 0
(Hz)
(
9
1
) 0
ADC
P
I
I
1 I
) and time (t
1
S
O
O
D
F
E
F
C
C
A
0
N
R
O
O
T
t
9.52
50.34
186.77
0
(
ADC
(
) 1
N
N
) 0
(
8
0
) 0
REV. A
(ms)
ADC
)