S29GL256P10TFI010 Spansion Inc., S29GL256P10TFI010 Datasheet - Page 36
![IC, FLASH, 256MBIT, 100NS, TSOP-56](/photos/29/7/290769/s29gl512p11tfi020_sml.jpg)
S29GL256P10TFI010
Manufacturer Part Number
S29GL256P10TFI010
Description
IC, FLASH, 256MBIT, 100NS, TSOP-56
Manufacturer
Spansion Inc.
Specifications of S29GL256P10TFI010
Memory Type
Flash
Memory Size
256Mbit
Memory Configuration
32M X 8 / 16M X 16
Ic Interface Type
CFI, Parallel
Access Time
100ns
Supply Voltage Range
2.7 To 3.6 V
Memory Case Style
TSOP
Data Bus Width
8 bit, 16 bit
Architecture
Uniform
Interface Type
Page-mode
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Current
50 mA
Mounting Style
SMD/SMT
Operating Temperature
+ 85 C
Package / Case
TSOP-56
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
S29GL256P10TFI010
Manufacturer:
AD
Quantity:
2 400
Company:
Part Number:
S29GL256P10TFI010
Manufacturer:
SPANSION
Quantity:
5 530
Company:
Part Number:
S29GL256P10TFI010
Manufacturer:
SPANSION
Quantity:
2 890
Company:
Part Number:
S29GL256P10TFI010
Manufacturer:
SAPION
Quantity:
1
Part Number:
S29GL256P10TFI010
Manufacturer:
SPANSION
Quantity:
20 000
7.8
36
7.8.1
Write Operation Status
DQ7: Data# Polling
The device provides several bits to determine the status of a program or erase operation. The following
subsections describe the function of DQ1, DQ2, DQ3, DQ5, DQ6, and DQ7.
The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm
is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising
edge of the final WE# pulse in the command sequence. Note that the Data# Polling is valid only for the last
word being programmed in the write-buffer-page during Write Buffer Programming. Reading Data# Polling
status on any word other than the last word to be programmed in the write-buffer-page returns false status
information.
During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum
programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the
Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system
must provide the program address to read valid status information on DQ7. If a program address falls within a
protected sector, Data# polling on DQ7 is active, then that sector returns to the read mode.
During the Embedded Erase Algorithm, Data# polling produces a “0” on DQ7. When the Embedded Erase
algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a “1” on DQ7.
The system must provide an address within any of the sectors selected for erasure to read valid status
information on DQ7.
After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling
on DQ7 is active for approximately 100 µs, then the device returns to the read mode. If not all selected
sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the
selected sectors that are protected. However, if the system reads DQ7 at an address within a protected
sector, the status may not be valid.
Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously
with DQ6-DQ0 while Output Enable (OE#) is asserted low. That is, the device may change from providing
status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read
Cycle
/* Example: Unlock Bypass Program Command
/* Do while in Unlock Bypass Entry Mode!
Cycle
/* Example: Unlock Bypass Exit Command */
1
2
1
2
*( (UINT16 *)base_addr ) = 0x00A0;
*( (UINT16 *)pa )
/* Poll until done or error.
/* If done and more to program, */
/* do above two cycles again.
*( (UINT16 *)base_addr ) = 0x0090;
*( (UINT16 *)base_addr ) = 0x0000;
Program Setup Command
Program Command
Reset Cycle 1
Reset Cycle 2
Description
Description
S29GL-P MirrorBit
D a t a
(LLD Function = lld_UnlockBypassProgramCmd)
(LLD Function = lld_UnlockBypassResetCmd)
Table 7.15 Unlock Bypass Program
Table 7.16 Unlock Bypass Reset
*/
*/
= data;
S h e e t
/* write program setup command
®
*/
*/
Flash Family
Operation
Operation
Write
Write
Write
Write
/* write data to be programmed
( P r e l i m i n a r y )
Program Address
Word Address
Word Address
Base +xxxh
Base +xxxh
Base +xxxh
S29GL-P_00_A8 November 28, 2007
*/
*/
Program Data
00A0h
0090h
0000h
Data
Data