EPF10K30EQC208-2N Altera, EPF10K30EQC208-2N Datasheet - Page 15
![IC PLD 1728 MACROCELL 100MHZ QFP-208](/photos/19/4/190423/4732026_sml.jpg)
EPF10K30EQC208-2N
Manufacturer Part Number
EPF10K30EQC208-2N
Description
IC PLD 1728 MACROCELL 100MHZ QFP-208
Manufacturer
Altera
Series
FLEX 10KEr
Datasheet
1.EPF10K30ETC144-3.pdf
(100 pages)
Specifications of EPF10K30EQC208-2N
No. Of Macrocells
1728
No. Of I/o's
147
Global Clock Setup Time
0.6ns
Frequency
100MHz
Supply Voltage Range
2.375V To 2.625V
Operating Temperature Range
0°C To +70°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
EABs provide flexible options for driving and controlling clock signals.
Different clocks and clock enables can be used for reading and writing to
the EAB. Registers can be independently inserted on the data input, EAB
output, write address, write enable signals, read address, and read enable
signals. The global signals and the EAB local interconnect can drive write
enable, read enable, and clock enable signals. The global signals,
dedicated clock pins, and EAB local interconnect can drive the EAB clock
signals. Because the LEs drive the EAB local interconnect, the LEs can
control write enable, read enable, clear, clock, and clock enable signals.
An EAB is fed by a row interconnect and can drive out to row and column
interconnects. Each EAB output can drive up to two row channels and up
to two column channels; the unused row channel can be driven by other
LEs. This feature increases the routing resources available for EAB
outputs (see
Figures 2
and 4). The column interconnect, which is adjacent
to the EAB, has twice as many channels as other columns in the device.
Logic Array Block
An LAB consists of eight LEs, their associated carry and cascade chains,
LAB control signals, and the LAB local interconnect. The LAB provides
the coarse-grained structure to the FLEX 10KE architecture, facilitating
efficient routing with optimum device utilization and high performance
(see
Figure
7).
Altera Corporation
15