TB62202AFG(EL) Toshiba, TB62202AFG(EL) Datasheet
TB62202AFG(EL)
Specifications of TB62202AFG(EL)
Related parts for TB62202AFG(EL)
TB62202AFG(EL) Summary of contents
Page 1
... TOSHIBA Bi−CMOS Processor IC Silicon Monolithic TB62202AF,TB62202AFG Dual-Stepping Motor Driver IC for OA Equipment Using PWM Chopper Type The TB62202AF/AFG is a dual-stepping motor driver driven by chopper micro-step pseudo sine wave. To drive two-phase stepping motors, Two pairs of 16-bit latch and shift registers are built in the IC. The IC is optimal for driving stepping motors at high efficiency and with low-torque ripple ...
Page 2
Block Diagram 1. Overview (Power lines: A/B unit (C/D unit is the same as A/B unit)) RESET Logic circuit Current control data logic circuit DATA 16-bit shift register CLK STROBE Current setting V ref Torque control Current feedback circuit R ...
Page 3
Logic unit A/B (C/D unit is the same as A/B unit) Function This circuit is used to input from the DATA pins micro−step current setting data and to transfer them to the subsequent stage. By switching the SETUP pin, ...
Page 4
Current feedback circuit and current setting circuit (A/B unit (C/D unit is the same as A/B unit) Function The current setting circuit is used to set the reference voltage of the output current using the micro−step current setting data ...
Page 5
Output control circuit, current feedback circuit and current setting circuit (C/D unit is the same as A/B unit) Note: The RESET pins is pulled down in the IC by 10-kΩ resistor. When not using the pin, connect it to ...
Page 6
Output equivalent circuit (A/B unit (C/D unit is the same as A/B unit) TB62202AF/AFG 6 2003-07-16 ...
Page 7
Input equivalent circuit (1) Logic input circuit (CLK, DATA, STROBE) (2) Input circuit ( RESET ) (3) V input circuit ref Note: RESET pin is pulled down. Do not use them open. When not using these pins, connect them ...
Page 8
Pin Assignment Note: [Important] If this IC is inserted reverse, voltages exceeding the voltages of standard may be applied to some pins, causing damage. Please confirm the pin assignment before mounting and using the IC. TB62202AF/AFG 8 2003-07-16 ...
Page 9
Pin Description Pin No. Pin Symbol 1 V Voltage major for output B block OUT B Output B pin 3 R Channel B current pin PGND Power GND pin 5 OUT B Output B ...
Page 10
Signal Functions 1. Serial input signals (for A/B. C/D is the same as A/B) Data No. Name 0 LSB TORQUE 0 1 TORQUE 1 2 DECAY MODE B 3 DECAY MODE B 4 Current Current B 1 ...
Page 11
Serial input signal functions Input CLK STROBE DATA RESET × × × H × L × × × × × × × × × × × × × ×: Don’t Care Qn: Latched output level when STROBE is Note ...
Page 12
DECAY mode X0, X1 functions DECAY Mode X1 DECAY Mode TORQUE functions TORQUE 0 TORQUE 1 Comparator Reference Voltage Ratio ...
Page 13
Serial data input setting Note: Data input to the DATA pin are 16-bit serial data. Data are transferred from DATA 0 (Torque 0) to DATA 15 (Phase A). Data are input and transferred at the following timings. At CLK ...
Page 14
Maximum Ratings ( 25°C) Characteristics Logic supply voltage Output voltage Output current Current detect pin voltage Charge pump pin maximum voltage (CCP1 pin) Logic input voltage Power dissipation Operating temperature Storage temperature Junction temperature Note 1: ...
Page 15
Electrical Characteristics 1 (Unless otherwise specified 25°C, V Characteristics High Input voltage Low Input current 1 Input current 2 Power dissipation (V pin) DD Power dissipation (V pin) M Output standby Upper current Output bias ...
Page 16
Characteristics Output transistor drain-source on-resistance Test Symbol Test Condition Circuit = 1 5 out (D- 25°C, Drain-source 1 5 out DD R ...
Page 17
Electrical Characteristics 2 (Unless otherwise specified 25°C, V Characteristics V input voltage ref V input current ref V attenuation ratio ref TSD temperature TSD return temperature difference V return voltage DD V return voltage M ...
Page 18
Electrical Characteristics 3 ( 25° Characteristics Chopper current = = = = 1.0 A) out Test SymboL Test Condition ...
Page 19
AC Characteristics ( 25°C, V Characteristics Clock frequency Minimum clock pulse width Minimum STROBE pulse width Data setup time Data hold time Output transistor switching characteristic Noise rejection dead band time CR reference signal oscillation frequency ...
Page 20
Test Waveforms (Timing waveforms and names) TB62202AF/AFG 20 2003-07-16 ...
Page 21
Test Waveforms (Timing waveforms and names) TB62202AF/AFG 21 2003-07-16 ...
Page 22
Calculation of Set Current Determining R and V determines the set current value. RS ref 1 = × V (V) × I (Max) out ref V (GAIN) ref / 1 5 (gain attenuation ratio (typ.). ref ...
Page 23
CR Circuit Constants OSC circuit oscillation waveform The OSC circuit generates the chopping reference signal by charging and discharging the external capacitor Cosc through current supplied from the external resistor Rosc in the OSC block. Voltages E1 and E2 in ...
Page 24
IC Power Dissipation IC power dissipation is classified into two: power consumed by transistors in the output block and power consumed by the logic block and the charge pump circuit. (1) Power consumed by the Power Transistor (calculated with R ...
Page 25
MIXED DECAY Mode Waveforms NF is the point where the output current reaches the set current value. RNF is the timing for monitoring the set current. In Mixed Decay and Fast Decay modes, where the condition RNF (set current monitor ...
Page 26
Test Circuit (A/B unit only. C/D unit conforms to A/B unit (H) IN (L) Test method V (H): Set RESET to High and vary the logic input voltage from Monitor ...
Page 27
(A/B unit only. C/D unit conforms to A/B unit (L) , DD1 DD2 Test method I : Set RESET to High, set the the logic input voltage ...
Page 28
unit only Test method IM : Set the logic block to non-active (DATA = all 0 supply. RESET = L current input from Set ...
Page 29
unit only unit conforms This is the IM current when all of the circuits, including the output transistors, in the IC are operating. The IM current includes the current ...
Page 30
Number of switchings at phase switching Number of switchings at actual operation = 2 × number of switchings at phase switching. Therefore, switching the phase at 2 × chopping cycle matches the number of switchings at actual operation with the ...
Page 31
(A/B unit only. C/D unit conforms to A/B unit Test method I : With and logic input all = 0 applied, set RESET ...
Page 32
L), V (GAIN) (when measuring phase A) after measurement RS ref (A/B unit only. C/D unit conforms to A/B unit.) V Input torque data = 100% (HH) and vary the voltage between ...
Page 33
C/D unit conforms to A/B unit.) out1 out2 With L load, perform chopping in Mixed Decay mode. Monitor the output current waveform and measure the various output currents at constant current operation. Setup ...
Page 34
I (when measuring phase With L input to RESET , connect V pin. (Either drop all the input pins to GND level or input all Low data to the DATA pin, then perform measurement. At that ...
Page 35
R R when measuring output A ON (D-S) ON (S-D) , unit.) Input the current setting data (HHHH signal) to the DATA pin and measure the voltage between V = 1000 mA or the voltage between OUT and GND. ...
Page 36
(A/B unit only. C/D unit conforms to A/B unit.) ref ref = − and confirm that output is on Vary V ref ref When V = ...
Page 37
T TSD, ∆T TSD (Measure in an environment such as an constant temperature chamber where j j the temperature for the IC can be freely changed) (A/B unit only. C/D unit conforms to A/B unit.) T TSD: Increase the ...
Page 38
V (A/B unit only. C/D unit conforms to A/B unit.) DDR Monitor the output pins. Increase the V Next, decrease the V voltage and measure the V DD Setup data voltage from 0. Measure the V DD value when ...
Page 39
V (A/B unit only. C/D unit conforms to A/B unit.) MR With the CLK signal and DATA (all High) input, increase the V Measure the V value when output starts. M Next, decrease the V voltage and measure the ...
Page 40
Overcurrent protector circuit (A/B unit only. C/D unit conforms to A/B unit.) Test method: To monitor operating current of the overcurrent protector circuit when output A is short-circuited to the power supply Input the current setting data (HHHH signal) ...
Page 41
Current vector (A/B unit only. C/D unit conforms to A/B unit.) Perform chopping in Mixed Decay mode with load L. Monitor the output current waveform and measure the output current at constant current operation. At this time, vary the ...
Page 42
CLK w (CLK) wp (CLK suSIN-CLK suST-CLK hSIN-CLK Input any data at f (max), perform chopping, and monitor the output waveform. CLK For the measuring points, see ...
Page 43
OSC-fast delay, OSC-charge delay Fix the output current value in Mixed Decay mode and turn the output on. Measure the time until the output switches from the CR pin waveform and the output voltage waveform. Setup data (A/B unit ...
Page 44
C/D unit conforms to A/B unit.) pHL (ST) pLH (ST Setup data Switch PHASE every 130 µs and measure the output pin voltage and the STROBE signal. ...
Page 45
C/D unit conforms to A/B unit.) BRANK t is the dead time band for avoiding malfunction caused by noise. Apply sufficient differential voltage BRANK (when 0 higher ...
Page 46
Change the R and C values and measure the frequency on the CR pin using the oscilloscope. osc osc / At this time the frequency of the measured CR waveform ...
Page 47
C/D unit conforms to A/B unit.) ONG Apply V and V and change RESET from Measure the time until the CcpA pin becomes × 90 ...
Page 48
Mixed decay timming (A/B unit only. C/D unit conforms to A/B unit.) With RESET = H, change the SETUP pin from and overwrite the MIXED DECAY M DD ...
Page 49
Waveforms in Various Current Modes Normal MIXED DECAY MODE Waveform When NF is after MIXED DECAY Timing (Ideal Waveform) 49 TB62202AF/AFG 2003-07-16 ...
Page 50
In MIXED DECAY MODE, when the output current > the set current value FAST DECAY MODE Waveform TB62202AF/AFG 50 2003-07-16 ...
Page 51
STROBE Signal, Internal CR CLK, and output Current Waveform (When STROBE Signal is input in SLOW DECAY MODE) When STROBE signal is input, the chopping counter (CR-CLK counter) is forced to reset at the next CR-CLK timing. Because of this, ...
Page 52
STROBE Signal, Internal CR CLK, and output Current Waveform (When STROBE signal is input in CHARGE MODE) TB62202AF/AFG 52 2003-07-16 ...
Page 53
STROBE Signal is input in FAST DECAY MODE) TB62202AF/AFG 53 2003-07-16 ...
Page 54
PHASE Signal is input) TB62202AF/AFG 54 2003-07-16 ...
Page 55
TB62202AF/AFG 55 2003-07-16 ...
Page 56
FAST DECAY MODE is included during the sequence) TB62202AF/AFG 56 2003-07-16 ...
Page 57
SLOW DECAY MODE is included during the sequence) TB62202AF/AFG 57 2003-07-16 ...
Page 58
Current Modes + + + + (MIXED (= = = = SLOW FAST) Decay Mode Effect) Sine wave in increasing (Slow Decay Mode (Charge + Slow + Fast) normally used) Sine wave in decreasing (When using MIXED DECAY Mode with ...
Page 59
Output Transistor Operating Mode Output Transistor Operation Functions CLK U 1 CHARGE ON SLOW OFF FAST OFF Note: The above table is an example where current flows in the direction of the arrows in the above figures. When the current ...
Page 60
Output Transistor Operating Mode 2 (Sequence of MIXED DECAY MODE) The constant current is controlled by changing mode from Charge → Slow → Fast. TB62202AF/AFG 60 2003-07-16 ...
Page 61
Current Discharge Path when Current Data In Slow Decay Mode, when all output transistors are forced to switch off, coil energy is discharged in the following MODES : Note: Parasitic diodes are located on dotted lines. In normal MIXED DECAY ...
Page 62
PD-Ta (Package Power Dissipation) TB62202AF/AFG 62 2003-07-16 ...
Page 63
Power Supply Sequence Note 1: If the V drops to the level of the V DD internally reset. This is a protective measure against malfunction. Likewise, if the below while regulation voltage is input to the V ...
Page 64
Relationship between the voltage of the CcpA pin the highest voltage in this IC (power supply for driving the upper gate of the H H bridge). V charge Up is the voltage to boost ...
Page 65
Operation of Charge Pump Circuit Initial charging (1) When RESET is released, T (This is the same as when TSD and ISD are operating and the IC is restored from Reset state.) ( turned OFF turned ...
Page 66
External Capacitors for Charge Pumps When V = 5V, fchop = 100 kHz, and driven with V DD for Ccp1 and Ccp2 are as shown below: Combine Ccp1 and Ccp2 as shown in the shaded ...
Page 67
... The smaller the Ccp1 capacitance, the shorter the initial charge-up time but the larger the voltage fluctuation. Depending on the combination of capacitors (especially with small capacitance), voltage may not be sufficiently boosted. Thus, use the capacitors under the capacitor combination conditions (Ccp1 = 0.22 µF, Ccp2 = 0.01 µF) recommended by Toshiba. TB62202AF/AFG 67 + ...
Page 68
Operating Time for Overcurrent Protector Circuit (ISD non-sensitivity time and ISD operating time) A non-sensitivity time is set for the overcurrent protector circuit to avoid misdetection of overcurrent due to spike current at irr or switching. The non-sensitivity time synchronizes ...
Page 69
Application Operation Input Data TORQUE TORQUE DECAY Bit Data are input on the rising edge of CLK. ...
Page 70
Application Operation Input Data TORQUE TORQUE DECAY Bit ...
Page 71
... However, if the 0% (actually 10%) current cycle is long, the power dissipation may be greater than in Off mode because of the need for constant-current control. Therefore, Toshiba recommend setting the current according to the actual operating pattern. (1-2 Phase Excitation mode is the most effective.) Flyback diode mode ...
Page 72
Application Operation Input Data TORQUE TORQUE MDMB 0 1 Bit ...
Page 73
Application Operation Input Data (4-bit micro steps = = = = W1-2 phase excitation drive) TORQUE TORQUE DECAY Bit ...
Page 74
Output Current Waveform of Pseudo Sine Wave 5 micro-step from 0 to 90° drive is possible by combining Current DATA (AB & CD) and phase data. For input Current DATA at that time, see section on Current X in the ...
Page 75
Application Operation Input Data (3-bit micro steps = = = = 2W1-2 phase excitation drive) TORQUE TORQUE DECAY Bit ...
Page 76
Output Current Waveform of Pseudo Sine Wave 9 micro-step from 0 to 90° drive is possible by combining Current DATA (AB & CD) and phase data. For input Current DATA at that time, see section on Current X in the ...
Page 77
Application Operation Input Data TORQUE TORQUE DECAY Bit ...
Page 78
TORQUE TORQUE DECAY Bit ...
Page 79
Output Current Waveform of Pseudo Sine Wave 17 micro-step from 0 to 90° drive is possible by combining Current DATA (AB & CD) and phase data. For input Current DATA at that time, see section on Current X in ...
Page 80
Output Current Vector Line 4W-1-2 phase excitation For data to be input, see the function of Current AX (BX) in the list of Functions (10 page). (4-bit micro steps) 80 TB62202AF/AFG 2003-07-16 ...
Page 81
Output Current Vector Line 2 (Each mode: except 4W1-2 phase) 81 TB62202AF/AFG 2003-07-16 ...
Page 82
Recommended Application Circuit The values for the devices are all recommended values. For values under each input condition, see the above-mentioned recommended operating conditions. = (Example : f 96 kHz chop out Note: We recommend the user ...
Page 83
Package Dimensions Weight: 079 g (typ.) TB62202AF/AFG 83 2003-07-16 ...
Page 84
... The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. • ...