DS90CF383MTD National Semiconductor, DS90CF383MTD Datasheet

no-image

DS90CF383MTD

Manufacturer Part Number
DS90CF383MTD
Description
IC, LVDS TRANSMITTER, TSSOP-56
Manufacturer
National Semiconductor
Datasheet

Specifications of DS90CF383MTD

Supply Current
55mA
Supply Voltage Range
3V To 3.6V
Driver Case Style
TSSOP
No. Of Pins
56
Operating Temperature Range
-40°C To +85°C
Device Type
Clock
Termination Type
SMD
Filter Terminals
SMD
Rohs Compliant
No
Esd Hbm
7kV
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS90CF383MTD
Quantity:
517
Part Number:
DS90CF383MTD
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS90CF383MTD/NOPB
Manufacturer:
NS
Quantity:
338
Part Number:
DS90CF383MTDX
Manufacturer:
ON
Quantity:
6 094
Part Number:
DS90CF383MTDX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS90CF383MTDX/NOPB
Manufacturer:
NS
Quantity:
9 132
© 2000 National Semiconductor Corporation
DS90CF383
+3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD)
Link— 65 MHz
General Description
The DS90CF383 transmitter converts 28 bits of CMOS/TTL
data into four LVDS (Low Voltage Differential Signaling) data
streams. A phase-locked transmit clock is transmitted in par-
allel with the data streams over a fifth LVDS link. Every cycle
of the transmit clock 28 bits of input data are sampled and
transmitted. At a transmit clock frequency of 65 MHz, 24 bits
of RGB data and 3 bits of LCD timing and control data
(FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455
Mbps per LVDS data channel. Using a 65 MHz clock, the
data throughputs is 227 Mbytes/sec.
This chipset is an ideal means to solve EMI and cable size
problems associated with wide, high speed TTL interfaces.
Block Diagram
TRI-STATE
®
is a registered trademark of National Semiconductor Corporation.
DS100033
See NS Package Number MTD56
Order Number DS90CF383MTD
DS90CF383
Features
n 20 to 65 MHz shift clock support
n Single 3.3V supply
n Chipset (Tx + Rx) power consumption
n Power-down mode (
n Single pixel per clock XGA (1024x768) ready
n Supports VGA, SVGA, XGA and higher addressability.
n Up to 227 Megabytes/sec bandwidth
n Up to 1.8 Gbps throughput
n Narrow bus reduces cable size and cost
n 290 mV swing LVDS devices for low EMI
n PLL requires no external components
n Low profile 56-lead TSSOP package
n Falling edge data strobe Transmitter
n Compatible with TIA/EIA-644 LVDS standard
n ESD rating
n Operating Temperature: −40˚C to +85˚C
>
7 kV
<
0.5 mW total)
DS100033-1
<
250 mW (typ)
January 2000
www.national.com

Related parts for DS90CF383MTD

DS90CF383MTD Summary of contents

Page 1

... PLL requires no external components n Low profile 56-lead TSSOP package n Falling edge data strobe Transmitter n Compatible with TIA/EIA-644 LVDS standard > n ESD rating Operating Temperature: −40˚C to +85˚C DS90CF383 Order Number DS90CF383MTD See NS Package Number MTD56 January 2000 < 250 mW (typ) DS100033-1 www.national.com ...

Page 2

... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( CMOS/TTL Input Voltage −0. LVDS Driver Output Voltage −0. LVDS Output Short Circuit Duration Junction Temperature Storage Temperature Lead Temperature ...

Page 3

Electrical Characteristics Note 2: Typical values are given for V = 3.3V and T CC Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless ...

Page 4

AC Timing Diagrams (Continued) FIGURE 2. “16 Grayscale” Test Pattern (Notes Note 5: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O. Note 6: The 16 grayscale test ...

Page 5

AC Timing Diagrams (Continued) Measurements diff TCCS measured between earliest and latest LVDS edges TxCLK Differential Low High Edge FIGURE 5. DS90CF383 (Transmitter) Channel-to-Channel Skew FIGURE 6. DS90CF383 (Transmitter) Setup/Hold and High/Low Times (Falling Edge Strobe) ...

Page 6

AC Timing Diagrams (Continued) FIGURE 8. DS90CF383 (Transmitter) Phase Lock Loop Set Time FIGURE 9. Seven Bits of LVDS in Once Clock Cycle FIGURE 10. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs www.national.com DS100033-14 6 DS100033-16 DS100033-17 ...

Page 7

AC Timing Diagrams (Continued) FIGURE 11. Transmitter Power Down Delay FIGURE 12. Transmitter LVDS Output Pulse Position Measurement DS90CF383 Pin Description — FPD Link Transmitter Pin Name I/O No. TxIN I 28 TTL level input. This includes: 8 Red, 8 ...

Page 8

DS90CF383 Pin Description — FPD Link Transmitter Pin Name I/O No. GND I 4 Ground pins for TTL inputs. PLL Power supply pin for PLL. CC PLL GND I 2 Ground pins for PLL. LVDS V I ...

Page 9

... Italiano National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. Order Number DS90CF383MTD NS Package Number MTD56 2. A critical component is any component of a life ...

Related keywords