CS5361-KZ Cirrus Logic Inc, CS5361-KZ Datasheet - Page 16
![IC, ADC, 24BIT, 192KSPS, TSSOP-24](/photos/19/1/190117/3833508_sml.gif)
CS5361-KZ
Manufacturer Part Number
CS5361-KZ
Description
IC, ADC, 24BIT, 192KSPS, TSSOP-24
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS5361-KZZ.pdf
(23 pages)
Specifications of CS5361-KZ
Resolution (bits)
24bit
Sampling Rate
192kSPS
Input Channel Type
Differential
Data Interface
Serial
Supply Voltage Range - Analog
4.75V To 5.25V
Supply Current
22mA
Digital Ic Case Style
TSSOP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS5361-KZ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS5361-KZZ
Manufacturer:
CRYSTAL/38
Quantity:
390
Part Number:
CS5361-KZZ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS5361-KZZR
Manufacturer:
NI
Quantity:
101
4.0 APPLICATIONS
4.1
The output sample rate, Fs, can be adjusted from 2 kHz to 204 kHz. The CS5361 must be set to the proper speed
mode via the mode pins, M1 and M0. Refer to Table 1.
4.2
The device supports operation in either Master Mode, where the left/right and serial clocks are synchronously gen-
erated on-chip, or Slave Mode, which requires external generation of the left/right and serial clocks. The device also
includes a master clock divider in Master Mode where the master clock will be internally divided prior to any other
internal circuitry when MDIV is enabled, set to logic 1. In Slave Mode, the MDIV pin needs to be disabled, set to logic
0.
4.2.1
LRCK and SCLK operate as inputs in Slave mode. The left/right clock must be synchronously derived from the mas-
ter clock and be equal to Fs. It is also recommended that the serial clock be synchronously derived from the master
clock and be equal to 64x Fs to maximize system performance. Refer to Table 2 for required clock ratios.
16
MCLK/LRCK Ratio
SCLK/LRCK Ratio
M1 (Pin 14)
Operational Mode/Sample Rate Range Select
System Clocking
0
0
1
1
Slave Mode
M0 (Pin 13)
0
1
0
1
Fs = 2 kHz to 51 kHz
Single Speed Mode
32x, 64x, 128x
Table 2. CS5361 Slave Mode Clock Ratios
256x, 512x
Table 1. CS5361 Mode Control
Double Speed Mode
Single Speed Mode
Quad Speed Mode
Reserved
MODE
Fs = 50 kHz to 102 kHz
Double Speed Mode
128x, 256x
32x, 64x
Output Sample Rate (Fs)
100 kHz - 204 kHz
50 kHz - 102 kHz
2 kHz - 51 kHz
Fs = 100 kHz to 204 kHz
Quad Speed Mode
32x, 64x
128x
CS5361
DS467F2