4032-T-B1_B_470 Silicon Laboratories Inc, 4032-T-B1_B_470 Datasheet - Page 5

• Manufacturer Part Number: 4032-T-B1_B_470
• Description: KIT DEV TEST EZRADIOPRO SI4032
• Manufacturer: Silicon Laboratories Inc
• Type: Transceiverr

Specifications of 4032-T-B1_B_470

• Frequency: 470MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: Si4032
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Si4030/31/32-B1
L
F
I S T OF
IGURES
Figure 1. SPI Timing.................................................................................................................. 15
Figure 2. SPI Timing—READ Mode ..........................................................................................16
Figure 3. SPI Timing—Burst Write Mode .................................................................................. 16
Figure 4. SPI Timing—Burst Read Mode .................................................................................. 16
Figure 5. State Machine Diagram.............................................................................................. 17
Figure 6. TX Timing................................................................................................................... 21
Figure 7. Frequency Deviation .................................................................................................. 25
Figure 8. FSK vs. GFSK Spectrums..........................................................................................27
Figure 9. Microcontroller Connections....................................................................................... 30
Figure 10. PLL Synthesizer Block Diagram............................................................................... 31
Figure 11. FIFO Threshold ........................................................................................................34
Figure 12. Packet Structure....................................................................................................... 35
Figure 13. Multiple Packets in TX Packet Handler .................................................................... 36
Figure 14. Operation of Data Whitening, Manchester Encoding, and CRC .............................. 37
Figure 15. Manchester Coding Example ...................................................................................37
Figure 16. POR Glitch Parameters............................................................................................ 39
Figure 17. General Purpose ADC Architecture ......................................................................... 41
Figure 18. Temperature Ranges using ADC8 ........................................................................... 43
Figure 19. WUT Interrupt and WUT Operation.......................................................................... 46
Figure 20. Si4031 Reference Design Schematic ...................................................................... 48
Figure 21. 20-Pin Quad Flat No-Lead (QFN) ............................................................................54
Figure 22. PCB Land Pattern .................................................................................................... 55
Rev 1.1
5