LFXP2-5E-5TN144C Lattice, LFXP2-5E-5TN144C Datasheet - Page 12
![FPGA - Field Programmable Gate Array 5K LUTs 100I/O Inst- on DSP 1.2V -5 Spd](/photos/16/14/161488/tqfp-144_sml.jpg)
LFXP2-5E-5TN144C
Manufacturer Part Number
LFXP2-5E-5TN144C
Description
FPGA - Field Programmable Gate Array 5K LUTs 100I/O Inst- on DSP 1.2V -5 Spd
Manufacturer
Lattice
Datasheet
1.LFXP2-40E-5FN484I.pdf
(92 pages)
Specifications of LFXP2-5E-5TN144C
Number Of Macrocells
5000
Maximum Operating Frequency
200 MHz
Number Of Programmable I/os
100
Data Ram Size
10 KB
Supply Voltage (max)
1.14 V
Supply Current
17 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.26 V
Package / Case
TQFP-144
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP2-5E-5TN144C
Manufacturer:
LATTICE
Quantity:
1 000
Company:
Part Number:
LFXP2-5E-5TN144C
Manufacturer:
Lattice
Quantity:
1 215
Company:
Part Number:
LFXP2-5E-5TN144C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFXP2-5E-5TN144C
Manufacturer:
LATTICE
Quantity:
20 000
Lattice Semiconductor
Figure 2-6. Primary Clock Sources for XP2-17
PLL Input
PLL Input
Clock
Clock
Input
Input
Note: This diagram shows sources for the XP2-17 device. Smaller LatticeXP2 devices have two GPLLs.
GPLL
GPLL
CLK
DIV
From Routing
Clock Input
to Eight Quadrant Clock Selection
Primary Clock Sources
Clock Input
Clock Input
2-9
From Routing
Clock Input
LatticeXP2 Family Data Sheet
GPLL
GPLL
CLK
DIV
PLL Input
Clock
Input
Clock
Input
PLL Input
Architecture