AGL600V2-FGG256 Actel, AGL600V2-FGG256 Datasheet - Page 82

FPGA - Field Programmable Gate Array 600K System Gates

AGL600V2-FGG256

Manufacturer Part Number
AGL600V2-FGG256
Description
FPGA - Field Programmable Gate Array 600K System Gates
Manufacturer
Actel
Datasheet

Specifications of AGL600V2-FGG256

Processor Series
AGL600
Core
IP Core
Maximum Operating Frequency
526.32 MHz, 892.86 MHz
Number Of Programmable I/os
177
Data Ram Size
110592
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
AGL-Icicle-Kit, AGL-Dev-Kit-SCS, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Number Of Gates
600 K
Package / Case
FPBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AGL600V2-FGG256
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AGL600V2-FGG256ES
Manufacturer:
FIDELIX
Quantity:
4 073
Part Number:
AGL600V2-FGG256ES
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Part Number:
AGL600V2-FGG256I
Manufacturer:
Microsemi SoC
Quantity:
10 000
IGLOO DC and Switching Characteristics
Table 2-110 • Minimum and Maximum DC Input and Output Levels
Table 2-111 • Minimum and Maximum DC Input and Output Levels
2- 68
1.5 V
LVCMOS
Drive
Strength
2 mA
4 mA
6 mA
8 mA
12 mA
Notes:
1. I
2. I
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.
1.5 V
LVCMOS
Drive
Strength
2 mA
4 mA
Notes:
1. I
2. I
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.
larger when operating outside recommended ranges
larger when operating outside recommended ranges
IL
IH
IL
IH
is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.
is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.
is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is
is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is
Min.
–0.3
–0.3
Min.
–0.3 0.35 * VCCI 0.65 * VCCI 1.575
–0.3 0.35 * VCCI 0.65 * VCCI 1.575
–0.3 0.35 * VCCI 0.65 * VCCI 1.575
–0.3 0.35 * VCCI 0.65 * VCCI 1.575
–0.3 0.35 * VCCI 0.65 * VCCI 1.575
1.5 V LVCMOS (JESD8-11)
Low-Voltage CMOS for 1.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-
purpose 1.5 V applications. It uses a 1.5 V input buffer and a push-pull output buffer.
V
Applicable to Advanced I/O Banks
V
Applicable to Standard Plus I/O Banks
VIL
0.35 * VCCI 0.65 * VCCI 1.575
0.35 * VCCI 0.65 * VCCI
VIL
Max.
Max.
V
V
Min.
Min.
V
V
VIH
VIH
Max.
1.575
Max.
V
V
0.25 * VCCI
0.25 * VCCI
0.25 * VCCI
0.25 * VCCI
0.25 * VCCI
0.25 * VCCI 0.75 * VCCI
0.25 * VCCI 0.75 * VCCI
R ev i sio n 1 8
Max.
V
V
Max.
VOL
OL
V
0.75 * VCCI
0.75 * VCCI
0.75 * VCCI
0.75 * VCCI
0.75 * VCCI 12 12
VOH
Min.
VOH
Min.
V
V
mA mA
mA mA
I
I
OL
OL
6
8
2
4
2
4
I
I
OH
OH
6
8
2
4
2
4
Max.
mA
I
Max.
OSH
I
mA
13
25
OSH
13
25
32
66
66
3
3
Max.
mA
I
Max.
mA
OSL
I
16
33
OSL
16
39
55
55
33
3
3
µA
µA
I
I
10 10
10 10
10 10
10 10
10 10
IL
10 10
10 10
IL
1
1
4
4
µA
µA
I
I
IH
IH
2
2
4
4

Related parts for AGL600V2-FGG256