FM24V10-G Ramtron, FM24V10-G Datasheet
FM24V10-G
Specifications of FM24V10-G
Available stocks
Related parts for FM24V10-G
FM24V10-G Summary of contents
Page 1
... EEPROM can cause data loss. The combination of features allows more frequent data writing with less overhead for the system. The FM24V10 provides substantial benefits to users of serial EEPROM, yet these benefits are available in a hardware drop-in replacement. The devices are This is a product in the pre-production phase of development. Device characterization is complete and Ramtron does not expect to change the specifications ...
Page 2
... When WP is connected to ground, all addresses may be written. This pin is pulled down internally. VDD Supply Supply Voltage VSS Supply Ground Rev. 2.0 May 2010 Address Latch Converter Control Logic Figure 1. FM24V10 Block Diagram FM24V10 - 1Mb I2C FRAM 16K x 64 FRAM Array 8 Data Latch 8 Device ID and Serial Number Page ...
Page 3
... This is explained in more detail in the interface section below. Users expect several obvious system benefits from the FM24V10 due to its fast write cycle and high endurance as compared with EEPROM. However there are less obvious benefits as well. For example ...
Page 4
... Bits 7-4 are the device type (slave ID) and should be set to 1010b for the FM24V10. These bits allow other function types to reside on the 2-wire bus within an identical address range. Bits 3 and 2 are the device ...
Page 5
... After the address information has been transmitted, data transfer between the bus master and the FM24V10 can begin. For a read operation the FM24V10 will place 8 data bits on the bus then wait for an acknowledge from the master. If the acknowledge occurs, the FM24V10 will transfer the next sequential byte ...
Page 6
... Acknowledge Figure 6. Multiple Byte Write There are four ways to properly terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM24V10 attempts to read out additional data onto the bus. The four valid methods are: 1. The bus master issues a no-acknowledge in the ...
Page 7
... Slave Address No Acknowledge Acknowledge Figure 10. HS-mode Current Address Read Start & Enter HS-mode Slave Address 0 A Address MSB S No Acknowledge Figure 11. HS-mode Byte Write FM24V10 - 1Mb I2C FRAM No Acknowledge Stop Acknowledge Stop Data Byte Acknowledge Address Slave Address Data Byte 1 P Data ...
Page 8
... The master sends STOP to ensure the device enters sleep mode. Once in sleep mode, the device draws I the device continues to monitor the I the master sends a Slave Address that the FM24V10 identifies, it will “wakeup” and be ready for normal operation within t method of determining when the device is ready, the master can send read or write commands and look for an ACK ...
Page 9
... Density: 01h=128Kb, 02h=256Kb, 03h=512Kb, 04=1Mb Variation: Product ID bit 4 = S/N, Product ID bit 0 = reserved The 3-byte hex code for an FM24V10 will be: The 3-byte hex code for an FM24VN10 will be: Rev. 2.0 May 2010 4. The master sends a Re-START command. 5. The master sends Reserved Slave ID 0xF9 6 ...
Page 10
... CRC value. 40-bit UNIQUE NUMBER SN(39:32) SN(31:24) Figure 15. 8-Byte Serial Number (read-only) Address Start Rsvd Slave ID (CD) A Data Byte 7 Acknowledge Figure 16. Read Serial Number FM24V10 - 1Mb I2C FRAM 8-bit CRC SN(23:16) SN(15:8) SN(7:0) Acknowledge Acknowledge A A Data Byte 0 Data Page Stop 1 ...
Page 11
... BYTE crc = 0; while( nBytes-- ) crc = crctable[crc ^ *pData++]; return crc; } Rev. 2.0 May 2010 FM24V10 - 1Mb I2C FRAM Page ...
Page 12
... DD Min 2.0 -0.3 0 mA, V ≥ 2.7V 150 µ other inputs -0.2V Stop command issued. DD FM24V10 - 1Mb I2C FRAM Ratings -1.0V to +4.5V -1.0V to +4.5V and V < V +1. -55°C to +125°C 260° C 2.5kV 1.25kV 200V MSL-1 Typ Max Units Notes 3.3 3.6 ...
Page 13
... L Min 0 500 260 0.5 260 260 0 50 260 ) 0 IL (min.) spec is 15ns. = 3.3V) DD Min Max - 2.0V to 3.6V) DD min) DD waveform. FM24V10 - 1Mb I2C FRAM HS-mode (C <100pF) L Max Min Max Units 1.0 0 3.4 MHz 160 450 130 ns 0.3 µs 160 ns 160 120 ...
Page 14
... Rev. 2.0 May 2010 HIGH 1/fSCL t AA Stop Start t HD:DAT t t SU:DAT HD:STA Stop Start Min Max 10 - FM24V10 - 1Mb I2C FRAM Equivalent AC Test Load Circuit 3.6V 1.8 K ohm Output 100 LOW t HD:DAT t SU:DAT t DH Acknowledge t AA Acknowledge Units Notes Years Page ...
Page 15
... XXXXXX-P RIC=Ramtron Int’l Corp, YY=year, WW=work week RLLLLLLL RICYYWW Example: FM24V10, “Green”/RoHS SOIC package, Rev. A, Lot 9646447, Year 2010, Work Week 11 Without S/N feature FM24V10-G A9646447 RIC1011 Rev. 2.0 May 2010 FM24V10 - 1Mb I2C FRAM With S/N feature ...
Page 16
... Ordering Information Part Number Features FM24V10-G Device ID FM24VN10-G Device ID, S/N FM24V10-GTR Device ID FM24VN10-GTR Device ID, S/N Rev. 2.0 May 2010 Summary Initial Release Added tape and reel ordering information. Changed to Pre-Production status. Updated ESD ratings. Changed part marking scheme. Expanded CRC check description. ...