CP2105-F01-GM Silicon Laboratories Inc, CP2105-F01-GM Datasheet - Page 13

IC SGL USB-DL UART BRIDGE 24QFN

CP2105-F01-GM

Manufacturer Part Number
CP2105-F01-GM
Description
IC SGL USB-DL UART BRIDGE 24QFN
Manufacturer
Silicon Laboratories Inc
Datasheets

Specifications of CP2105-F01-GM

Package / Case
24-WFQFN Exposed Pad
Applications
UART-to-USB Bridge
Interface
UART, USB
Voltage - Supply
1.8V, 3 V ~ 3.6 V
Mounting Type
Surface Mount
Input Voltage Range (max)
3.6 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
3.3 V
Supply Current (max)
18.5 mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
336-2005 - KIT EVAL FOR CP2105
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-2009-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CP2105-F01-GM
Manufacturer:
Silicon
Quantity:
3 015
Part Number:
CP2105-F01-GMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
CP2105-F01-GMR
0
Company:
Part Number:
CP2105-F01-GMR
Quantity:
955
Company:
Part Number:
CP2105-F01-GMR
Quantity:
955
6.1. ECI Baud Rate Generation
The baud rate generator for the enhanced interface is very flexible, allowing the user to request any baud rate in
the range from 300 bps to 2.0 Mbps. If the baud rate cannot be directly generated from the 48 MHz oscillator, the
device will choose the closest possible option. The actual baud rate is dictated by Equation 1 and Equation 2.
Most baud rates can be generated with an error of less than 1.0%. A general rule of thumb for the majority of UART
applications is to limit the baud rate error on both the transmitter and the receiver to no more than ±2%. The clock
divider value obtained in Equation 1 is rounded to the nearest integer, which may produce an error source. Another
error source will be the 48 MHz oscillator, which is accurate to ±0.25%. Knowing the actual and requested baud
rates, the total baud rate error can be found using Equation 3.
The UART also supports the transmission of a line break. The length of time for a line break is programmable from
1 to 125 ms, or it can be set to transmit indefinitely until a stop command is sent from the application.
7. GPIO Mode and Modem Mode
Each interface on the CP2105 can be configured in either GPIO Mode or Modem Mode. This allows the SCI and
ECI to have either modem control signals or GPIO signals available at various pins. Table 11 shows the functions
that are available in each mode.By default, both interfaces are configured for GPIO Mode.
Only one mode can be selected for each interface. Also, the mode of the CP2105 can only be configured once and
cannot be reset to the default configuration after being programmed. Refer to “AN223: Port Configuration and
GPIO for CP210x” for more information on how to configure the port pins of the CP2105.
Clock Divider
Actual Baud Rate
Communications
Communications
=
Enhanced
Interface
Standard
Interface
Interface
----------------------------------------------------------------------------------------------------
2 Prescale
=
Baud Rate Error (%)
---------------------------------------------------------------------------- -
2
Table 11. CP2105 Modem Mode and GPIO Mode
Prescale Clock Divider
Equation 3. Baud Rate Error Calculation
48 MHz
Requested Baud Rate
Equation 1. Clock Divider Calculation
48 MHz
Equation 2. Baud Rate Calculation
Pin #
24
23
22
15
14
17
1
=
100
Rev. 1.0
1
Modem Mode
---------------------------------------------------------- -
Requested Baud Rate
DCD_SCI
DTR_SCI
DSR_SCI
DTR_ECI
DSR_ECI
Prescale
Prescale
Actual Baud Rate
RI_SCI
RI_ECI
Prescale
Prescale
=
=
=
=
4 if Requested Baud Rate 365 bps
1 if Requested Baud Rate 365 bps
4 if Requested Baud Rate 365 bps
1 if Requested Baud Rate 365 bps
SUSPEND_ECI
SUSPEND_SCI
GPIO_0_SCI
GPIO_1_SCI
GPIO_2_SCI
GPIO_0_ECI
GPIO_1_ECI
GPIO Mode
0.25%
CP2105
13

Related parts for CP2105-F01-GM