XC2VP2-6FG256I Xilinx Inc, XC2VP2-6FG256I Datasheet - Page 60

no-image

XC2VP2-6FG256I

Manufacturer Part Number
XC2VP2-6FG256I
Description
IC FPGA VIRTEX-II PRO 256FGBGA
Manufacturer
Xilinx Inc
Series
Virtex™-II Pror
Datasheet

Specifications of XC2VP2-6FG256I

Number Of Logic Elements/cells
3168
Number Of Labs/clbs
352
Total Ram Bits
221184
Number Of I /o
140
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-BGA
Package
256FBGA
Family Name
Virtex-II Pro™
Device Logic Units
3168
Number Of Registers
2816
Maximum Internal Frequency
1200 MHz
Typical Operating Supply Voltage
1.5 V
Maximum Number Of User I/os
140
Ram Bits
221184
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2VP2-6FG256I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2VP2-6FG256I
Manufacturer:
XILINX
0
DS083 (v4.7) November 5, 2007
Product Specification
Figure 55: Virtex-II Pro Clock Pads
R
Virtex-II Pro
Device
8 clock pads
8 clock pads
Figure 56: Virtex-II Pro Clock Multiplexer Buffer Configuration
DS083-2_42_052902
Clock
Pad
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Functional Description
Clock Distribution
Clock Multiplexer
www.xilinx.com
CLKOUT
CLKIN
DCM
Buffer
Clock
Clock
Pad
O
I
Each global clock multiplexer buffer can be driven either by
the clock pad to distribute a clock directly to the device, or
by the Digital Clock Manager (DCM), discussed in
Clock Manager (DCM), page
plexer buffer can also be driven by local interconnects. The
DCM has clock output(s) that can be connected to global
clock multiplexer buffer inputs, as shown in
Global clock buffers are used to distribute the clock to some
or all synchronous logic elements (such as registers in
CLBs and IOBs, and SelectRAM+ blocks.
Eight global clocks can be used in each quadrant of the
Virtex-II Pro device. Designers should consider the clock
distribution detail of the device prior to pin-locking and floor-
planning. (See the Virtex-II Pro Platform FPGA User
Guide.)
Interconnect
DS083-2_43_122001
Local
51. Each global clock multi-
Figure
Module 2 of 4
56.
Digital
49

Related parts for XC2VP2-6FG256I