XRT75R03IVTR-F Exar Corporation, XRT75R03IVTR-F Datasheet - Page 21

no-image

XRT75R03IVTR-F

Manufacturer Part Number
XRT75R03IVTR-F
Description
IC LIU E3/DS3/STS-1 3CH 128LQFP
Manufacturer
Exar Corporation
Datasheet

Specifications of XRT75R03IVTR-F

Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XRT75R03IVTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
GENERAL CONTROL PINS
xr
xr
xr
xr
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
P
65
76
94
85
IN
#
S
IGNAL
SR/DR
E3_0
E3_1
E3_2
N
AME
T
YPE
I
I
Single-Rail/Dual-Rail Select Input - Chip Level
This input pin is used to configure the XRT75R03 to operate in either the Single-
Rail or Dual-Rail Mode.
If the XRT75R03 is configured to operate in the Single-Rail Mode, then all of the
following will happen.
If the user configures the device to operate in the Dual-Rail Mode, then all of the
following will happen.
"Low" - Configures the XRT75R03 device to operate in the Dual-Rail Mode.
"High" - Configures the XRT75R03 device to operate in the Single-Rail Mode.
N
E3 Mode Select Input - Channel 0
E3 Mode Select Input - Channel1
E3 Mode Select Input - Channel 2
This input pin, along with the corresponding STS-1/DS3_n input pin is used the
to configure a given channel within the XRT75R03 into either the DS3, E3 or
STS-1 Modes.
"High" - Configures the corresponding channel to operate in the E3 Mode.
"Low" - Configures the corresponding channel to operate in either the DS3 or
STS-1 Modes, depending upon the setting of the corresponding STS-1/DS3_n
input pin.
N
OTES
OTES
All of the B3ZS/HDB3 Encoder and Decoder blocks in the XRT75R03 will be
enabled.
The Transmit Section of each channel will accept all of the outbound data
from the System-side Equipment via the TPDATA_n (or TxDATA_n) input pin.
The Receive Section of each channel will output all of the recovered data to
the System-side Equipment via the RPOS output pin.
Each of the RNEG/LCV output pins will now function as the LCV (Line Code
Violation or Excessive Zero Event) indicator output pin.
All of the B3ZS/HDB3 Encoder and Decoder blocks in the XRT75R03 will be
disabled.·
The Transmit Section of each channel will accept positive-polarity data via the
TPDATA_n input pin, and negative-polarity data via the TNDATA_n input pin.
The Receive Section of each channel will pulse the RPOS_n output pin "High"
for one period of RCLK_n for each time a positive-polarity pulse is received via
the RTIP_n/RRING_n input pins
Likewise, the Receive Section of each channel will also pulse the RNEG_n
output pin "High" for one period of RCLK_n for each time a negative-polarity
pulse is received via the RTIP_n/RRING_n input pins.
1. This input pin is ignored and should be tied to GND if the XRT75R03
2. This pin is internally pulled "Low".
1. This input pin is ignored and should be tied to GND if the XRT75R03
2. This input pin is internally pulled low.
:
:
has been configured to operate in the Host Mode.
has been configured to operate in the Host Mode.
18
D
ESCRIPTION
XRT75R03
REV. 1.0.8

Related parts for XRT75R03IVTR-F