XRT82D20IW Exar Corporation, XRT82D20IW Datasheet - Page 5

• Manufacturer Part Number: XRT82D20IW
• Description: IC LIU EI SGL 28SOJ
• Manufacturer: Exar Corporation

Specifications of XRT82D20IW

• Product: Framer
• Lead Free Status / RoHS Status: Contains lead / RoHS Compliant

REV. 1.0.8
P
11
12
13
14
15
16
17
18
19
20
21
IN
#
(DR/SR)
JATx/Rx
S
DLoop
RAOS
TGND
TAOS
TRing
TVDD
JAEN
YMBOL
MClk
ATM
DIGI
T
YPE
O
I
I
I
I
I
I
I
I
-
-
Digital Loop Back enable (active low):
Connect this pin to ground to enable Digital Local Loop-back.In Digital loop-back
mode, transmit input data after the encoder is looped back to the jitter attenuator (if
selected) and to the receive decoder. Input data at RTIP and RRing are ignored in
this mode. (internal pull-up). In this mode, the XRT82D20 can operate only as a jit-
ter attenuator.
Alarm Test Mode (Active-Low):
Connect this pin to ground to force ClkLOS, RLOS = 0 and LCV = 1 for testing with-
out affecting data transmission. (internal pull-up)
Receive All Ones:
With this pin tied to High, an all “1’s” signal is inserted to the receiver output at
RPOS and RNEG/RData using MCLK as timing reference. This control has priority
over Digital Loop-back if both are enabled. (internal pull-down).
Transmit All Ones:
With this pin tied High, an AMI encoded all “1’s” signal is sent to the transmit output
using MCLK as timing reference. This control has priority over Remote Loop-back if
both are enabled. (internal pull-down).
Master Clock Input:
This signal is an independent 2.048 MHz clock with accuracy better than + 50 ppM
and duty cycle within 40% to 60%. The function of MClk is to provide timing source
for the PLL clock recovery circuit, reference clock to insert all “1’s” data in the trans-
mit as well as receive paths. This signal must be available for the device to operate.
Jitter Attenuator Path Select:
With the jitter attenuator enabled, (pin 18 =”1”), tie this pin “High” to select the jitter
attenuator in the transmit path and tie it “Low” to select in the receive path. Data
input/output format is then controlled automatically by the status of the TNEG input.
If TNEG data is present the device operates in Dual-rail data mode.
Dual-Rail/Single-Rail Select:
With the jitter attenuator disabled, (pin 18 =”0”), tie this pin “High” to select Dual-Rail
data format and tie it “Low” to select Single-Rail data format. (internal pull-down)
Digital Interface:
With this pin tied Low, input data at TPOS/TData and TNEG/CODE is active-high
and will be sampled by TClk on the falling edge, while active-high RPOS/RData and
RNEG output data are updated on the falling edge of RClk. See Figure 3 and 4 for
details.
With his pin tied high and in Dual-rail mode, transmit input accepts active-low
TPOS/TData and TNEG/CODE data and will be sampled by TClk on the falling
edge, while RPOS/RData and RNEG/LCV are active-low, data is updated on the
rising edge of RClk. (internal pull-down).
Jitter Attenuator Enable (active high):
Connect this pin high to enable the jitter attenuation function. Jitter Attenuator Path
select is determined by the pin 16 setting. (internal pull-down)
Transmitter Supply Ground
Transmitter Ring Output:
Negative bipolar data output to the line.
Transmit Positive Supply:
5.0 V + 5% or 3.3 V + 5%
4
SINGLE CHANNEL E1 LINE INTERFACE UNIT
D
ESCRIPTION
XRT82D20