AS3930-BQFT austriamicrosystems, AS3930-BQFT Datasheet
AS3930-BQFT
Specifications of AS3930-BQFT
Available stocks
Related parts for AS3930-BQFT
AS3930-BQFT Summary of contents
Page 1
... General Description The AS3930 is a single-channel low power ASK receiver that is able to generate a wakeup upon detection of a data signal which uses a LF carrier frequency between 110 - 150 kHz. The integrated correlator can be used for detection of a programmable 16-bit wakeup pattern. The AS3930 provides a digital RSSI value, it supports a programmable data rate and Manchester decoding with clock recovery ...
Page 2
... AS3930 Data Sheet - Figure 1. AS3930 Typical Application Diagram with Crystal Oscillator VCC CBAT TRANSMITTER TX Figure 2. AS3930 Typical Application Diagram without Crystal Oscillator VCC CBAT TRANSMITTER TX www.austriamicrosystems.com/AS3930 VCC CL XIN XTAL XOUT LFP AS3930 NC NC LFN VSS VCC XIN XOUT LFP AS3930 NC NC ...
Page 3
... AS3930 Data Sheet - Figure 3. AS3930 Typical Application Diagram with Clock from External Source CBAT EXTERNAL CLOCK TRANSMITTER TX www.austriamicrosystems.com/AS3930 VCC VCC R XIN C XOUT LFP NC NC LFN VSS Revision 1.0 CS CL_DAT DAT WAKE AS3930 SCL SDO SDI GND ...
Page 4
... Single Pattern Detection (Manchester decoder disabled) .......................................................................................................... 23 8.7.3 Single Pattern Detection (Manchester decoder enabled) ........................................................................................................... 25 8.8 False Wakeup Register .......................................................................................................................................................................... 25 8.9 Real Time Clock (RTC)........................................................................................................................................................................... 26 8.9.1 Crystal Oscillator......................................................................................................................................................................... 27 8.9.2 RC-Oscillator .............................................................................................................................................................................. 27 8.9.3 External Clock Source ................................................................................................................................................................ 27 9 Package Drawings and Markings............................................................................................................................................ 29 10 Ordering Information.............................................................................................................................................................. 33 www.austriamicrosystems.com/AS3930 Revision 1 ...
Page 5
... LFN 10 XIN 11 XOUT WAKE 14 DAT 15 CL_DAT 16 www.austriamicrosystems.com/AS3930 1 16 CL_DAT 2 15 DAT 3 14 WAKE AS3930 4 13 VSS 12 5 XOUT 6 11 XIN 7 LFN 10 9 LFP 8 Pin Type DI DI SDI interface clock DI DO_T SDI data output (tristate when CS is low) S Positive supply voltage S Negative supply voltage ...
Page 6
... CC GND 16 Note: PIN Types: S: supply pad AIO: analog I/O DI: digital input DO: digital output DO_T: digital output / tristate www.austriamicrosystems.com/AS3930 SCL AS3930 3 LFP 10 CL_DAT LFN 4 9 DAT Pin Type AIO AIO AIO Crystal oscillator input AIO Crystal oscillator output S DO Wakeup output IRQ ...
Page 7
... Storage temperature (T ) strg Package body temperature (T ) body Humidity non-condensing 1. The reflow peak soldering temperature (body temperature) is specified according IPC/JEDEC J-STD-020C “Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices”. www.austriamicrosystems.com/AS3930 Section 6 Electrical Characteristics on page 8 Min Max Units -0 -0 -100 ...
Page 8
... ICHOORC OFF mode and RC-oscillator as RTC Current Consumption in ICHXT standard listening mode and crystal oscillator as RTC www.austriamicrosystems.com/AS3930 Conditions With a load current of 1mA With a load current of 1mA For a clock frequency of 1 MHz With a load current of 1mA With a load current of 1mA to DVDD and DVSS Conditions In case no antenna damper is set (R1< ...
Page 9
... FRCCALMAX FRCCALMIN Frequency TCALRC Calibration time IRC Current consumption www.austriamicrosystems.com/AS3930 Conditions With 125 kHz carrier frequency and 1 kbps data-rate. No load on the output pins. With 125kHz carrier frequency, chip in default mode, 4 half bits burst + 4 symbols preamble and single preamble detection Crystal dependent ...
Page 10
... Supply Voltage [V] Figure 8. RC-Osc Frequency over Voltage (calibr.) 34.5 34 33.5 33 32.5 32 31.5 31 2.4 2.6 2.8 3 3.2 Supply Voltage [V] www.austriamicrosystems.com/AS3930 Figure 7. Sensitivity over RSSI 1000000 100000 10000 1000 100 3.6 Figure 9. RC-Osc Frequency over Temperature 34.5 34 33.5 33 32.5 32 31.5 31 -36 -30 -20 -10 3 ...
Page 11
... Data Sheet - Detailed Description The AS3930 is a one-dimensional low power low-frequency wakeup receiver. The AS3930 is capable to detect the presence of an inductive coupled carrier and extract the envelope of the On-Off-Keying (OOK) modulated carrier. In case the carrier is Manchester coded the clock is recovered from the transmitted signal and the data can be correlated with a programmed pattern. If the detected pattern corresponds to the stored one, a wake-up signal (IRQ) is risen up ...
Page 12
... Presence of Carrier For both sub modes it is possible to enable a further feature called Artificial Wake-up. If the Artificial Wakeup is enabled the AS3930 produces an interrupt after a certain time regardless whether any activity is detected on the input. The period of the Artificial Wake-up is defined in the register R8<2:0>. The user can distinguish between Artificial Wake-up and Wake-up based on the field detection (frequency or pattern detection) since the Artificial Wake-up interrupt lasts only 128 μ ...
Page 13
... EN_A W R0<0> PWD W R1<7> ABS_HY W R1<6> AGC_TLIM W R1<5> AGC_UD W R1<4> ATT_ON W R1<3> EN_MANCH W www.austriamicrosystems.com/AS3930 Reserved ATT_ON EN_MANCH Reserved FS_SLC<2:0> R_VAL<1:0> TS2<7:0> TS1<7:0> n.a. Reserved F_WAKE Default Value 0 On/Off operation mode. (Duty-cycle defined in the register R4<7:6>) 0 Reserved (it is not allowed to set this bit to 1) ...
Page 14
... W 10010110 R7<7:5> T_OUT W R7<4:0> T_HBIT W R8<2:0> T_AUTO W R9<6:0> R10<4:0> RSSI R R11<4:0> www.austriamicrosystems.com/AS3930 Default Value 0 Double wakeup pattern correlation 1 Data correlation enable 1 Crystal oscillator enable 0 Data slicer threshold reduction 00 Pattern correlation tolerance 000 00 Tolerance setting for the stage wakeup Data slicer hysteresis ...
Page 15
... R12<4:0> R13<7:0> F_WAK WR 8.3.1.3 Serial Data Interface (SDI) This 4-wire interface is used by the Microcontroller (µC) to program the AS3930. The maximum clock operation frequency of the SDI is 2 MHz. Table 8. Serial Data Interface (SDI) pins Name Signal CS Digital Input with pull down SDI ...
Page 16
... Note: In order to get the AS3930 work properly after sending the preset_default direct command mandatory to write the R0<3:2>=00 Writing of Data to Addressable Registers (WRITE Mode) The SDI is sampled at the falling edge of CLK (as shown in the following diagrams). ...
Page 17
... To transfer bytes from consecutive addresses, SDI master has to keep the CS signal high and the SCLK clock has to be active as long as data need to be read. Figure 14. Reading of a single Register Byte CS SCLK SDI SDO X SCLK raising 01 pattern edge Dat a is indicates transfered from READ Mode µC www.austriamicrosystems.com/AS3930 SCLK falling edge Data is sampled ...
Page 18
... This means that if the signal is still present the new AGC setting (RSSI) will appear not later than 300µs (35 LF carrier periods) after the command was received. The AGC setting is reset if for duration of 3 Manchester half symbols no carrier is detected. If the wake-up IRQ is cleared the chip will go back to listening mode. www.austriamicrosystems.com/AS3930 R2<0> 0 ...
Page 19
... The performance of the demodulator can be optimized according to bit rate and preamble length as described in Table 16. Bit setup for Envelop Detector for Different Symbol Rates R3<2> R3<1> www.austriamicrosystems.com/AS3930 Gain reduction 0 no gain reduction 1 Table 15 shows the bit setup. R4<4> Shunt resistor (parallel to the resonator at 125 kHz R3<0> Symbol rate [Manchester symbols/ ...
Page 20
... R3<3> Minimum preamble length [ms Table 18) and if no preamble is detected the chip is set back to Table 18 as function of the Real Time Clock (RTC) periods. Bit duration in RTC R7<0> Bit rate (bits/s) ...
Page 21
... DAT pin are decoded and the clock is recovered on the pin DAT_CL. The data coming out from the DAT pin are stable (and therefore can be acquired) on the rising edge of the CL_DAT clock, as shown in www.austriamicrosystems.com/AS3930 Bit duration in RTC R7<0> ...
Page 22
... MCU. The time out for automatic termination is set in a register R7<7:5>, as shown in the Table 20. Table 20. Timeout Setup R7<7> R7<6> www.austriamicrosystems.com/AS3930 Table 12. This command terminates the MCU activity. The termination R7<5> Time out msec 0 100 msec 1 150 msec 0 200 msec 1 250 msec 0 300 msec 1 350 msec Revision 1.0 0 sec ...
Page 23
... In case the data correlation is disabled (R1<1>=0) the AS3930 wakes up upon detection of the carrier frequency only as shown in order to ensure that AS3930 wakes up the carrier burst has to last longer than 550 µs. To set AS3930 back to listening mode there are two possibilities: either the microcontroller sends the direct command clear_wake via SDI or the time out option is used (R7<7:5>). In case the latter is chosen,AS3930is automatically set to listening mode after the time defined in T_OUT (R7< ...
Page 24
... Maximum duration of the carrier burst in ON/OFF Mode 1.95 2.44 2.93 3.41 3.90 4.39 4.88 5.37 5.86 6.34 6.83 7.32 7.81 8.30 8.79 9.28 9 ...
Page 25
... If the pattern is correct the signal on the WAKE pin is set to high, the data are internally decoded and the Manchester clock is recovered. To set the AS3930 back to listening mode the direct command clear_false or the time out option (R7< ...
Page 26
... Most wakeup receivers have to deal with environments that can rapidly change. By periodically monitoring the number of false wakeup events it is possible to adapt the system setup to the actual characteristics of the environment and enables a better use of the full flexibility of AS3930. Note: If the Manchester decoder is enabled, the false wakeup register is not able to store the false wakeup events. ...
Page 27
... External Clock Source To clock the AS3930 with an external signal the crystal oscillator has to be enabled (R1<1>=1). As shown in the applied on the pin XIN while the pin XOUT must stay floating. The RC time constant has to be 100μs with a tolerance of ±10% (e.g. R=680 kΩ ...
Page 28
... AS3930 Data Sheet - Table 24. Characteristics of External Clock Symbol Parameter Tr Rise-time Tf Fall-time T=1/2πRC RC Time constant Note: In power down mode the external clock has to be set to V www.austriamicrosystems.com/AS3930 Conditions Min Revision 1.0 Typ Max Units 3 µs 3 µs 100 110 µ ...
Page 29
... C 0.09 - 0.20 C1 0.09 0.127 0.16 D See Variations E1 4.30 4.40 4.50 e 0.65 BSC www.austriamicrosystems.com/AS3930 Symbol Min Typ E 6.40 BSC L 0.50 0.60 a 0º 4º See Variations Variations: D AA/AAT 2.90 3.00 3.10 AB-1/ABT-1 4.90 5.00 5.10 AB/ABT 4 ...
Page 30
... Dimensions P and P1 are thermally enhanced variations. Values shown are maximum size of exposed pad within lead count and body size. End user should verify available size of exposed pad for specific device application. 12. All dimensions are in millimeters, angle is in degrees. 13 the total number of terminals. www.austriamicrosystems.com/AS3930 Revision 1 ...
Page 31
... Dimensioning and tolerances conform to ASME Y14.5M-1994. 3. Dimension b applies to metallized terminal and is measured between 0.25mm and 0.30mm from terminal tip. Dimension L1 represents terminal full back from package edge up to 0.1mm is acceptable. 4. Coplanarity applies to the exposed heat slug as well as the terminal. 5. Radius on terminal is optional www.austriamicrosystems.com/AS3930 ...
Page 32
... AS3930 Data Sheet - Revision History Table 27. Revision History Revision Date Owner 1.0 07/10/09 rlc www.austriamicrosystems.com/AS3930 Description Revision 1 ...
Page 33
... Table 28. Ordering Information Ordering Code Type AS3930-BTST 16 pin TSSOP AS3930-BQFT QFN 4x4 Dry Pack Sensitivity Level =3 according to IPC/JEDEC J-STD-033A for full reels. Note: All products are RoHS compliant and Pb-free. Buy our products or get free samples online at ICdirect: For further information and requests, please contact us or find your local distributor at http://www ...