ATMEGA1284PR212-AU Atmel, ATMEGA1284PR212-AU Datasheet - Page 242
![BUNDLE ATMEGA1284P/RF212 TQFP](/photos/6/70/67042/313-44-tqfp_sml.jpg)
ATMEGA1284PR212-AU
Manufacturer Part Number
ATMEGA1284PR212-AU
Description
BUNDLE ATMEGA1284P/RF212 TQFP
Manufacturer
Atmel
Datasheet
1.ATMEGA1284PR231-AU.pdf
(380 pages)
Specifications of ATMEGA1284PR212-AU
Frequency
2.4GHz
Modulation Or Protocol
802.15.4 Zigbee, 6LoWPAN, ISM
Data Interface
PCB, Surface Mount
Memory Size
128kB Flash, 4kB EEPROM, 16kB RAM
Antenna Connector
PCB, Surface Mount
Package / Case
44-TQFP, 44-VQFP
Processor Series
ATMEGA128x
Core
AVR8
Data Bus Width
8 bit
Program Memory Type
Flash
Program Memory Size
128 KB
Data Ram Size
16 KB
Development Tools By Supplier
ATAVRRZ541, ATAVRRAVEN, ATAVRRZUSBSTICK, ATAVRISP2, ATAVRRZ201
For Use With
ATSTK600 - DEV KIT FOR AVR/AVR32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Supply
-
Power - Output
-
Operating Temperature
-
Applications
-
Sensitivity
-
Data Rate - Maximum
-
Current - Transmitting
-
Current - Receiving
-
Lead Free Status / Rohs Status
Details
- Current page: 242 of 380
- Download datasheet (7Mb)
21.4
8059D–AVR–11/09
Starting a Conversion
If differential channels are selected, the differential gain stage amplifies the voltage difference
between the selected input channel pair by the selected gain factor. This amplified value then
becomes the analog input to the ADC. If single ended channels are used, the gain amplifier is
bypassed altogether.
The ADC is enabled by setting the ADC Enable bit, ADEN in ADCSRA. Voltage reference and
input channel selections will not go into effect until ADEN is set. The ADC does not consume
power when ADEN is cleared, so it is recommended to switch off the ADC before entering power
saving sleep modes.
The ADC generates a 10-bit result which is presented in the ADC Data Registers, ADCH and
ADCL. By default, the result is presented right adjusted, but can optionally be presented left
adjusted by setting the ADLAR bit in ADMUX.
If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read
ADCH. Otherwise, ADCL must be read first, then ADCH, to ensure that the content of the Data
Registers belongs to the same conversion. Once ADCL is read, ADC access to Data Registers
is blocked. This means that if ADCL has been read, and a conversion completes before ADCH is
read, neither register is updated and the result from the conversion is lost. When ADCH is read,
ADC access to the ADCH and ADCL Registers is re-enabled.
The ADC has its own interrupt which can be triggered when a conversion completes. When ADC
access to the Data Registers is prohibited between reading of ADCH and ADCL, the interrupt
will trigger even if the result is lost.
A single conversion is started by writing a logical one to the ADC Start Conversion bit, ADSC.
This bit stays high as long as the conversion is in progress and will be cleared by hardware
when the conversion is completed. If a different data channel is selected while a conversion is in
progress, the ADC will finish the current conversion before performing the channel change.
Alternatively, a conversion can be triggered automatically by various sources. Auto Triggering is
enabled by setting the ADC Auto Trigger Enable bit, ADATE in ADCSRA. The trigger source is
selected by setting the ADC Trigger Select bits, ADTS in ADCSRB (see description of the ADTS
bits for a list of the trigger sources). When a positive edge occurs on the selected trigger signal,
the ADC prescaler is reset and a conversion is started. This provides a method of starting con-
versions at fixed intervals. If the trigger signal still is set when the conversion completes, a new
conversion will not be started. If another positive edge occurs on the trigger signal during con-
version, the edge will be ignored. Note that an Interrupt Flag will be set even if the specific
interrupt is disabled or the global interrupt enable bit in SREG is cleared. A conversion can thus
be triggered without causing an interrupt. However, the Interrupt Flag must be cleared in order to
trigger a new conversion at the next interrupt event.
ATmega1284P
242
Related parts for ATMEGA1284PR212-AU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATmega1284P](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATMEGA1284P-XPLD](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
Development Boards & Kits - AVR MEGA-1284P Xplained Evaluation kit
Manufacturer:
Atmel
Datasheet:
![ATMEGA1284P-AU](/photos/6/70/67042/313-44-tqfp_tmb.jpg)
Part Number:
Description:
MCU AVR 128K ISP FLASH 44-TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA1284P-PU](/photos/6/70/67049/453-40-dip_tmb.jpg)
Part Number:
Description:
MCU AVR 128K ISP FLASH 40-PDIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA1284P-MUR](/photos/12/13/121316/313-44-qfn_tmb.jpg)
Part Number:
Description:
MCU AVR 128KB FLASH 20MHZ 44VQFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA1284P-AUR](/photos/6/70/67042/313-44-tqfp_tmb.jpg)
Part Number:
Description:
MCU AVR 128KB FLASH 20MHZ 44TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA1284P-MU](/photos/12/13/121316/313-44-qfn_tmb.jpg)
Part Number:
Description:
MCU AVR 128K ISP FLASH 44-QFN
Manufacturer:
Atmel
Datasheet:
![ATmega1284](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATMEGA1284-MU](/photos/12/13/121316/313-44-qfn_tmb.jpg)
Part Number:
Description:
IC MCU AVR 128K FLASH 44QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA1284-AU](/photos/6/70/67042/313-44-tqfp_tmb.jpg)
Part Number:
Description:
IC MCU AVR 128K FLASH 44TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA1284-PU](/photos/6/70/67049/453-40-dip_tmb.jpg)
Part Number:
Description:
IC MCU AVR 128K FLASH 40PDIP
Manufacturer:
Atmel
Datasheet: