ATA5812-PLQ Atmel, ATA5812-PLQ Datasheet - Page 55

IC TXRX UHF ASK/FSK 1CH 48-QFN

ATA5812-PLQ

Manufacturer Part Number
ATA5812-PLQ
Description
IC TXRX UHF ASK/FSK 1CH 48-QFN
Manufacturer
Atmel
Datasheet

Specifications of ATA5812-PLQ

Frequency
315MHz
Data Rate - Maximum
20kbps
Modulation Or Protocol
ASK, FSK
Applications
Access Control, AMR, RKE
Sensitivity
-116dBm
Voltage - Supply
2.4 V ~ 3.6 V or 4.4 V ~ 6 V
Current - Receiving
10.5mA
Current - Transmitting
10.5mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 105°C
Package / Case
48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power - Output
-
Memory Size
-
Other names
ATA5812-PLQTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATA5812-PLQW
Manufacturer:
ATMEL
Quantity:
962
Figure 11-6. Timing Diagram for Failed Bit-check (Condition CV_Lim < Lim_min)
Figure 11-7. Timing Diagram for Failed Bit-check (Condition: CV_Lim
11.1.6
4689F–RKE–08/06
Bit-check counter
Bit-check counter
Duration of the Bit-check
(Lim_min = 14, Lim_max = 24)
(Lim_min = 14, Lim_max = 24)
RX_ACTIVE
RX_ACTIVE
Demod_Out
Demod_Out
Bit check
Bit check
T
Start-up mode
T
Start-up mode
Startup_Sig_Proc
Startup_Sig_Proc
If no transmitter is present during the Bit-check, the output of the ASK/FSK demodulator delivers
random signals. The Bit-check is a statistical process and T
fore, an average value for T
the selected bit rate range and on T
T
In the presence of a valid transmitter signal, T
nal, f
period for T
Bit-check
0
0
Sig
, and the count of the bits, N
Bit check failed (CV_Lim < Lim_min)
1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 9 101112
resulting in a lower current consumption in RX polling mode.
1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 9 101112
Bit-check
Bit check mode
requiring a higher value for the transmitter preburst T
T
Bit_check
1/2 Bit
1/2 Bit
Bit check mode
Bit check failed (CV_Lim < Lim_min)
Bit-check
T
Bit_check
is given in the electrical characteristics. T
Bit-check
XDCLK
131415161718192021222324
. A higher value for N
. A higher bit-rate range causes a lower value for
Bit-check
Lim_max)
is dependent on the frequency of that sig-
Sleep mode
Bit-check
T
ATA5811/ATA5812
Sleep
0
Bit-check
varies for each check. There-
Sleep mode
T
thereby results in a longer
Sleep
0
Preburst
Bit-check
.
depends on
55

Related parts for ATA5812-PLQ