SI4322-A0-FTR Silicon Laboratories Inc, SI4322-A0-FTR Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI4322-A0-FTR
Manufacturer Part Number
SI4322-A0-FTR
Description
IC RX FSK UNI 868/915MHZ 16TSSOP
Manufacturer
Silicon Laboratories Inc
Datasheet
1.4322-DKDB1.pdf
(22 pages)
Specifications of SI4322-A0-FTR
Frequency
868MHz, 915MHz
Sensitivity
-104dBm
Data Rate - Maximum
256 kbps
Modulation Or Protocol
FSK
Applications
Remote Control, RKE, Security Systems
Current - Receiving
14mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Features
RSSI Equipped
Voltage - Supply
2.2 V ~ 3.8 V
Package / Case
16-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Operating Temperature
-
Memory Size
-
No
No
Control Commands
No
Not t t t t e e e e e : In the following tables the POR column shows the default values of the command registers after power-on.
No
Configuration Setting Command
Control Word
Configuration Setting Command
Frequency Setting Command
Receiver Setting Command
Wake-up Timer Command
Extended Wake-up Timer
Command
Low Battery Detector
and Clock Divider Command
AFC Control Command
Data Rate Command
Data Filter Command
Output and FIFO Command
Extended Features Command
Status Read Command
bit
bs
i2
0
1
0
0
0
0
1
1
1
1
15
1
i1
0
0
1
1
0
0
1
1
14
0
Frequency Band [MHz]
i0
0
1
0
1
0
1
0
1
13
0
Bandwidth [kHz]
868
915
12
1
Baseband
reserved
reserved
reserved
400
340
270
200
134
Related Parameters/Functions
frequency band, crystal oscillator load capacitance, baseband filter bandwidth, etc.
frequency of the local oscillator
VDI source, LNA gain, RSSI threshold
wake-up time period
wake-up time period finer adjustment
LBD voltage and microcontroller clock division ratio
AFC parameters
bit rate
data filter type, clock recovery parameters, POR level selection, autosleep mode
FIFO IT level, FIFO start control, FIFO enable and FIFO fill enable
low frequency output clock, wake-up timer extra functions, long FIFO extra funcions
receiver status read
11
bs
10
eb
et
9
Bits eb and et control the operation of the low battery detector and wake-up
timer, respectively. They are enabled when the corresponding bit is set.
If ex is set the crystal is active during non-active mode.
When dc bit is set it disables the clock output
ex
8
x3
7
x2
6
x3
0
0
0
0
1
1
x1
5
x2
0
0
0
0
1
1
……
x0
4
x1
0
0
1
1
1
1
i2
3
x0
0
1
0
1
0
1
i1
2
Capacitance [pF]
Crystal Load
i0
1
10.0
15.5
16.0
8.5
9.0
9.5
….
dc
0
938Ah
Si4322
POR
9