MC33596FCER2 Freescale Semiconductor, MC33596FCER2 Datasheet - Page 44
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MC33596FCER2
Manufacturer Part Number
MC33596FCER2
Description
IC RX UHF PLL TUNED 32-QFN
Manufacturer
Freescale Semiconductor
Datasheet
1.MC33596FCAE.pdf
(70 pages)
Specifications of MC33596FCER2
Frequency
304, 315, 426, 434, 868 & 915MHz
Sensitivity
-104dBm
Data Rate - Maximum
22.4 kBaud
Modulation Or Protocol
FSK, OOK
Applications
General Data Transfer
Current - Receiving
10.3mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
2.7 V ~ 3.6 V, 4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
32-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Memory Size
-
09h RXONOFF-A
0Ah ID-A
0Bh HEADER-A
0Ch RSSI-A
Reset Value
Reset Value
Reset Value
Reset Value
Bit Name
Bit Name
Bit Name
Bit Name
BANKA
RSSI7
HDL1
Bit 7
R/W
Bit 7
IDL1
R/W
Bit 7
R/W
Bit 7
0
1
1
0
R
75 h
C0 h
80 h
80 h
RON3
RSSI6
HDL0
IDL0
Bit 6
R/W
Bit 6
R/W
Bit 6
R/W
Bit 6
R
1
1
0
0
RSSI5
RON2
Bit 5
Bit 5
Bit 5
HD5
Bit 5
R/W
R/W
R/W
ID5
R
1
0
0
0
Bank A Registers
RON1
RSSI4
Bit 4
R/W
Bit 4
R/W
Bit 4
HD4
R/W
Bit 4
ID4
1
0
0
0
R
RSSI3
RON0
Bit 3
R/W
Bit 3
R/W
Bit 3
HD3
R/W
Bit 3
ID3
R
1
0
0
0
ROFF2
RSSI2
Bit 2
Bit 2
Bit 2
HD2
Bit 2
R/W
R/W
R/W
ID2
R
Figure 33. Bank Registers (continued)
1
0
0
0
ROFF1
RSSI1
Bit 1
R/W
Bit 1
R/W
Bit 1
HD1
R/W
Bit 1
ID1
1
0
0
0
R
ROFF0
RSSI0
Bit 0
R/W
Bit 0
R/W
Bit 0
HD0
R/W
Bit 0
ID0
R
1
0
0
0
16h RXONOFF-B
17h ID-B
18h HEADER-B
19h RSSI-B
Reset Value
Reset Value
Reset Value
Reset Value
Bit Name
Bit Name
Bit Name
Bit Name
BANKB
RSSI7
HDL1
Bit 7
Bit 7
IDL1
Bit 7
Bit 7
R/W
R/W
R/W
R[A]
0
1
1
0
75 h
C0 h
80 h
80 h
RON3
RSSI6
HDL0
Bit 6
R/W
Bit 6
IDL0
R/W
Bit 6
R/W
Bit 6
R[A]
1
1
0
0
RSSI5
RON2
Bit 5
R/W
Bit 5
R/W
Bit 5
HD5
R/W
Bit 5
R[A]
ID5
1
0
0
0
Bank B Registers
RSSI4
RON1
Bit 4
Bit 4
Bit 4
HD4
Bit 4
R/W
R/W
R/W
R[A]
ID4
1
0
0
0
RON0
RSSI3
Bit 3
R/W
Bit 3
R/W
Bit 3
HD3
R/W
Bit 3
R[A]
ID3
1
0
0
0
ROFF2
RSSI2
Bit 2
R/W
Bit 2
R/W
Bit 2
HD2
R/W
Bit 2
R[A]
ID2
1
0
0
0
ROFF1
RSSI1
Bit 1
Bit 1
Bit 1
HD1
Bit 1
R/W
R/W
R/W
R[A]
ID1
1
0
0
0
ROFF0
RSSI0
Bit 0
R/W
Bit 0
R/W
Bit 0
HD0
R/W
Bit 0
R[A]
ID0
1
0
0
0