ADRF6604-EVALZ Analog Devices Inc, ADRF6604-EVALZ Datasheet
ADRF6604-EVALZ
Specifications of ADRF6604-EVALZ
Related parts for ADRF6604-EVALZ
ADRF6604-EVALZ Summary of contents
Page 1
... LFCSP APPLICATIONS Cellular base stations GENERAL DESCRIPTION The ADRF6604 is a high dynamic range active mixer with an integrated fractional-N phase-locked loop (PLL) and a voltage- controlled oscillator (VCO) for internal mixer LO generation. Along with the ADRF6601, ADRF6602, and ADRF6603, the ADRF6604 forms a family of integrated PLL/mixers. The ADRF6604 covers the frequency range of 2500 MHz to 2900 MHz ...
Page 2
... Register 6—VCO Control and VCO Enable (Default: 0x1E2106) ................................................................... 14 Register 7—Mixer Bias Enable and External VCO Enable (Default: 0x000007) .................................................................... 14 Theory of Operation ...................................................................... 15 Programming the ADRF6604 ................................................... 15 Initialization Sequence .............................................................. 15 LO Selection Logic ..................................................................... 16 Applications Information .............................................................. 17 Basic Connections for Operation ............................................. 17 ...
Page 3
... Frequency Range Output Level (LO as Output) 1× LO into a 50 Ω load, LO output buffer enabled Input Level (LO as Input) Input Impedance = 38.4 MHz 38.4 MHz, high-side LO injection, f REF PFD Rev Page ADRF6604 = 140 MHz, IIP3 optimized IF Min Typ Max Unit 2500 2900 MHz ...
Page 4
... ADRF6604 SYNTHESIZER/PLL SPECIFICATIONS VCCx = 5 V, ambient temperature ( 25° 140 MHz, IIP3 optimized using CDAC = 0xC and IP3SET = 3.3 V, unless otherwise noted. IF Table 3. Parameter Test Conditions/Comments SYNTHESIZER SPECIFICATIONS Synthesizer specifications referenced to 1× LO Frequency Range Internally generated LO 1 Figure of Merit f Reference Spurs ...
Page 5
... CLK to LE setup time LE pulse width DB2 DB22 (CONTROL BIT C3) (CONTROL BIT C2) Figure 2. Timing Diagram Rev Page 140 MHz, IIP3 optimized IF Min Typ Max 1.4 3.3 0 0.7 0.1 5 4.75 5 5.25 101 179 280 30 DB1 DB0 (LSB) (CONTROL BIT C1 ADRF6604 Unit V V μ ...
Page 6
... ADRF6604 ABSOLUTE MAXIMUM RATINGS Table 6. Parameter Supply Voltage, VCC1, VCC2, VCC_LO, VCC_MIX, VCC_V2I Digital I/O, CLK, DATA, LE IFP, IFN RF IN LOP, LON θ (Exposed Paddle Soldered Down) JA Maximum Junction Temperature Operating Temperature Range Storage Temperature Range Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device ...
Page 7
... NOTES CONNECT. 2. THE EXPOSED PADDLE SHOULD BE SOLDERED TO A LOW IMPEDANCE GROUND PLANE. Figure 3. Pin Configuration is required. If Bit DB18 is set to 1, the four nominal charge pump currents (I SET × 217 CP − Ω I NOMINAL Rev Page ADRF6604 IN NOMINAL ) can be ...
Page 8
... ADRF6604 Pin No. Mnemonic Description 27 VCC_V2I Power Supply. Power supply voltage range is 4. 5.25 V. Each power supply pin should be decoupled with a 100 pF capacitor and a 0.1 μF capacitor located close to the pin. 29 IP3SET Connect a resistor from this pin supply to adjust IIP3. Normally leave open. ...
Page 9
... LO FREQUENCY (MHz) Figure 8. IP1dB vs. LO Frequency 0 –40°C +25°C +85°C –10 –20 –30 –40 –50 –60 2500 2550 2600 2650 2700 2750 2800 LO FREQUENCY (MHz) 50 Ω Termination at RF Port ADRF6604 2850 2900 2850 2900 2850 2900 ...
Page 10
... ADRF6604 Phase noise measurements made at IF output, unless otherwise noted. –80 100kHz OFFSET 1kHz OFFSET –90 –100 10kHz OFFSET –110 INTERGRATED PHASE NOISE –120 –130 1MHz OFFSET –140 10MHz OFFSET –150 2500 2550 2600 2650 2700 2750 LO FREQUENCY (MHz) Figure 10. PLL Spot Phase Noise at Various Offsets and Integrated Phase Noise vs. LO Frequency – ...
Page 11
... REGISTER STRUCTURE This section provides the register maps for the ADRF6604. The three LSBs determine the register that is programmed. REGISTER 0—INTEGER DIVIDE CONTROL (DEFAULT: 0x0001C0) RESERVED DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 REGISTER 1—MODULUS DIVIDE CONTROL (DEFAULT: 0x003001) ...
Page 12
... ADRF6604 REGISTER 2—FRACTIONAL DIVIDE CONTROL (DEFAULT: 0x001802) RESERVED DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 REGISTER 3—Σ-Δ MODULATOR DITHER CONTROL (DEFAULT: 0x10000B) DITHER DITHER RES MAGNITUDE ENABLE DB23 DB22 DB21 DB20 0 DITH1 ...
Page 13
... CPMULT 31 × 22.5°/ CPMULT PFD PHASE OFFSET POLARITY NEGATIVE POSITIVE (DEFAULT) Rev Page ADRF6604 PFD ANTI- CP PFD EDGE BACKLASH CONTROL BITS CONTROL DELAY DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 PE0 PAB1 PAB0 C3(1) C2(0) C1(0) ...
Page 14
... ADRF6604 REGISTER 5—PLL ENABLE AND LO PATH CONTROL (DEFAULT: 0x0000E5) RESERVED DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 REGISTER 6—VCO CONTROL AND VCO ENABLE (DEFAULT: 0x1E2106) CHARGE 3.3V VCO LDO PUMP LDO RESERVED ...
Page 15
... Analog Devices website (www.analog.com) that allows easy programming from a PC running Windows® Vista. INITIALIZATION SEQUENCE To ensure proper power-up of the ADRF6604 important to reset the PLL circuitry after the VCC supply rail settles ± 0.25 V. Resetting the PLL ensures that the internal bias cells are properly configured, even under poor supply start-up conditions ...
Page 16
... ADRF6604 LO SELECTION LOGIC The downconverting mixer in the ADRF6604 can be used without the internal PLL by applying an external differential LO to Pin 37 (LON) and Pin 38 (LOP). In addition, when using an LO generated by the internal PLL, the LO signal can be accessed directly at these same pins. This function can be used for debugging purposes, or the internally generated LO can be used as the LO for a separate mixer ...
Page 17
... APPLICATIONS INFORMATION BASIC CONNECTIONS FOR OPERATION Figure 21 shows the basic connections for the ADRF6604. The six power supply pins should be individually decoupled using 100 pF and 0.1 μF capacitors located as close as possible to the device. In addition, the internal decoupling nodes (DECL3P3, DECL2P5, and DECLVCO) should be decoupled with the capacitor values shown in Figure 21 ...
Page 18
... ADRF6604 EVALUATION BOARD Figure 24 shows the schematic of the RoHS-compliant evalu- ation board for the ADRF6604. This board has four layers and was designed using Rogers 4350 hybrid material to minimize high frequency losses. FR4 material is also adequate if the design can accept the slightly higher trace loss of this material. ...
Page 19
... Figure 23. Main Window of the ADRF6604 Evaluation Board Software Rev Page ADRF6604 ...
Page 20
... ADRF6604 SCHEMATICS AND ARTWORK 0 R66 C28 10UF 0 VCC_BB R32 0 VCC_LO R31 0 VCC_RF R29 0 R33 0 0 R72 R62 3K R10 0 R37 TC4- R43 R12 DNI R11 Y1 Figure 24. Evaluation Board Schematic Rev Page R34 R20 R35 1 TBD R71 DNI R14 08553-023 ...
Page 21
... Figure 25. Evaluation Board Layout (Bottom) Figure 26. Evaluation Board Layout (Top) Rev Page ADRF6604 ...
Page 22
... RF input. The RF input signal should be applied to the RFIN SMA connector. The RF input of the ADRF6604 is ac-coupled; therefore, no bias is necessary output. The differential IF output signals from the ADRF6604 (IFP and IFN) are converted to a single-ended signal by T3. pin. This pin is unused and should be left open. ...
Page 23
... OUTLINE DIMENSIONS PIN 1 INDICATOR 12° MAX 1.00 0.85 0.80 SEATING PLANE ORDERING GUIDE Model 1 Temperature Range ADRF6604ACPZ-R7 −40°C to +85°C ADRF6604-EVALZ RoHS Compliant Part. 6.00 BSC SQ 0.60 MAX 0.50 TOP BSC 5.75 VIEW BSC SQ 0.50 0.40 0.30 0.80 MAX 0.65 TYP ...
Page 24
... ADRF6604 NOTES ©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08553-0-6/10(0) Rev Page ...