MCP2030DM-TPR Microchip Technology, MCP2030DM-TPR Datasheet
MCP2030DM-TPR
Specifications of MCP2030DM-TPR
Related parts for MCP2030DM-TPR
MCP2030DM-TPR Summary of contents
Page 1
... Security Industry applications: - Long range access control transponder - Parking lot entry transponder - Hands-free apartment door access - Asset control and management © 2005 Microchip Technology Inc. Description: The MCP2030 is a stand-alone Analog Front-End (AFE) device for Low-Frequency (LF) sensing and bidi- , typical) PP rectional communication applications ...
Page 2
... MCP2030 NOTES: DS21981A-page 2 © 2005 Microchip Technology Inc. ...
Page 3
... Data in “Typ” column is at 3.0V, +25 C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: Negative current is defined as current sourced by the pin. © 2005 Microchip Technology Inc. † Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied ...
Page 4
... Config. Reg. 3, bits<6:1> Setting = 000000 63 pF ±30% Config. Reg. 3, bits<6:1> Setting = 111111 63 steps, approx. 1 pF/step Monotonic increment in capacitor value from setting = 000000 to 111111 by design 3.0V DD Minimum modulation depth setting = 33% Input conditions: Amplitude = 300 mV PP Modulation depth = 100 OEH OEL DR DF © 2005 Microchip Technology Inc. ...
Page 5
... Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: Required output enable filter high time must account for input path analog delays (= T 2: Required output enable filter low time must account for input path analog delays (= T © 2005 Microchip Technology Inc. PP Min. Typ† Max. Units — ...
Page 6
... PP Tested at room temperature only (see Equation 5-1 and Figure 5-7 for test method OEH OEL DR DF Conditions SCLK edge when CS is high V 3.0V. Time is measured from 10 90% of amplitude V 3.0V. Time is measured from 90 10% of amplitude © 2005 Microchip Technology Inc. ...
Page 7
... DD Standby Current (2 Channels Enabled) 4 3.5 3 2.5 2 1 (V) DD Standby Current (3 Channels Enabled (V) DD FIGURE 2-1: Typical Standby Current. © 2005 Microchip Technology Inc. Active Current (1 Channel Enabled + + - 3.6 V Active Current (2 Channels Enabled + 3.6 V Active Current (3 Channels Enabled +85 C +25 C ...
Page 8
... Histograms vs. Temperature DS21981A-page 100 125 0 FIGURE 2-6: Unloaded Coil Voltage FIGURE 2-7: = 2V. Resistance (+25°C FIGURE 2-8: = 3V. Bandwidth. 200 400 600 800 Unloaded Coil Voltage ( De-Q’ed Voltage vs. Ch. X Ch (V) DD Modulation Transistor- que Channel Sensitivity vs. © 2005 Microchip Technology Inc. ...
Page 9
... FIGURE 2-9: Typical RSSI Output Current vs. Input Signal Strength Bit Setting (Steps) FIGURE 2-10: Typical Tuned Capacitance Value vs. Configuration Register Bit Setting (V = 3V, Temperature = +25°C. DD © 2005 Microchip Technology Inc +25°C 50 -40° FIGURE 2-11: Value vs. Configuration Register Bit Setting (V = 3V,Temperature = -40° Ch ...
Page 10
... Ch 85C FIGURE 2-15: Changes over Temperature. Input Signal Condition: Amplitude = 300 mV Modulation Depth = 100 %. Ch-X Ch-Y Ch 14% 33% 60% 25C -20C -40C Temperature (°C) Example of Typical 60% 33% 14% 8% 25C -20C -40C Temperature (°C) Example of Typical © 2005 Microchip Technology Inc. ...
Page 11
... Performance Plots FIGURE 2-16: Input Sensitivity Example. © 2005 Microchip Technology Inc. MCP2030 (a) Sensitivity = 1. Demodulated output Input signal (b) Sensitivity = Demodulated output Input signal DS21981A-page 11 ...
Page 12
... MCP2030 Note: Ch2 is the input and Ch1 is the output (demodulated data appears after AGC Initialization time (T Output Enable Filter is disabled. FIGURE 2-17: Typical AGC Initialization Time at Room Temperature (V DS21981A-page 12 )). AGC = 3V). DD © 2005 Microchip Technology Inc. ...
Page 13
... Ch2 is the ALERT pin output. It shows that the ALERT output pin maintains logic high if the input signal meets the programmed filter timing requirement. FIGURE 2-18: ALERT Output Example: With No Parity Error and Alarm Timer Time-out. © 2005 Microchip Technology Inc. MCP2030 DS21981A-page 13 ...
Page 14
... The output shows that the logic level changes after 32 ms from the AGC initialization time (T signal does not meet the programmed filter timing requirement. FIGURE 2-19: ALERT Output Example: With 32 ms Alarm Timer Timed out. DS21981A-page the input AGC © 2005 Microchip Technology Inc. ...
Page 15
... Soft Reset. The cases shown above apply when the Output Filter is disabled. FIGURE 2-20: Examples of Soft Inactivity Timer Timed out: This output is available only if the Output Enable Filter is disabled. © 2005 Microchip Technology Inc. MCP2030 (a) Output (Ch 1): Device repeats Soft Reset after ...
Page 16
... MCP2030 Clamp On Command Coil Voltage Clock Pulses Clamp Off Command FIGURE 2-21: Examples of Clamp-On and Clamp-Off Commands and Changes in Coil Voltage. DS21981A-page 16 Coil Voltage Clock Pulses LCX SCLK SDI LCX SCLK SDI © 2005 Microchip Technology Inc. ...
Page 17
... The device will have demodulated output if the Minimum Modulation Depth option is set to 8%, 14%, or 33%. FIGURE 2-23: Example of Minimum Modulation Depth Setting: Modulation Depth of Input Signal = 56%, Minimum Modulation Depth (MODMIN) Setting = 60%. © 2005 Microchip Technology Inc. MCP2030 Demodulated output Input signal with 77% modulation depth ...
Page 18
... Minimum Modulation Depth (MODMIN) Setting = 33%. FIGURE 2-25: Example of Minimum Modulation Depth Setting: Modulation Depth of Input Signal = 14%, Minimum Modulation Depth (MODMIN) Setting = 14%. DS21981A-page 18 Demodulated output Input signal with 42% modulation depth Demodulated output Input signal with 14% modulation depth © 2005 Microchip Technology Inc. ...
Page 19
... FIGURE 2-26: Examples of Output Enable Filters 1 through 3 (Wake-up Filters) and Demodulated Outputs. © 2005 Microchip Technology Inc. MCP2030 Filter 1 Output Enable Configuration Filter Timing of Bit Settings Input Signal OEH OEL OEH OEL OET 01 Filter 2 Output Enable Configuration Filter Timing of Bit Settings ...
Page 20
... Input Signal OEH OEL OEH OEL OET Filter 5 Output Enable Configuration Bit Filter Timing of Settings Input Signal OEH OEL OEH OEL OET Filter 6 Output Enable Configuration Filter Timing of Bit Settings Input Signal OEH OEL OEH OEL OET © 2005 Microchip Technology Inc. ...
Page 21
... FIGURE 2-28: Examples of Output Enable Filters 7 through 9 (Wake-up Filters) and Demodulated Outputs. © 2005 Microchip Technology Inc. MCP2030 Filter 7 Output Enable Configuration Bit Filter Timing of Settings Input Signal OEH OEL OEH OEL OET Filter 8 Output Enable Configuration Filter Timing of Bit Settings ...
Page 22
... Configuration Register 0 (Register 5-1). If the criteria is met, the output is available after the low timing (T Enable Filter. FIGURE 2-30: Input Signal and Demodulator Output When Output Enable Filter is Enabled and Input Meets Filter Timing Requirements. DS21981A-page 22 LFDATA Output Input Signal LFDATA Output Input Signal ) of the OEL © 2005 Microchip Technology Inc. ...
Page 23
... FIGURE 2-31: No Demodulator Output When Output Enable Filter is Enabled But Input Does Not Meet Filter Timing Requirements. © 2005 Microchip Technology Inc. MCP2030 No LFDATA Output Input Signal DS21981A-page 23 ...
Page 24
... MCP2030 (a) Carrier Clock Output with Carrier/1 Option (b) Carrier Clock Output with Carrier/4 Option FIGURE 2-32: Carrier Clock Output Examples. DS21981A-page 24 Carrier Clock Output Carrier Input Carrier Clock Output Carrier Input © 2005 Microchip Technology Inc. ...
Page 25
... SPI Programming mode. The CS pin is an open collector output. This pin has an internal pull-up resistor to ensure that no spurious SPI communication occurs between power-up and pin configuration of the MCU. © 2005 Microchip Technology Inc. I/O/P P Ground Pin. Chip Select Digital Input Pin. ...
Page 26
... These pins are the input pins for the external LC resonant antenna circuits. The antenna circuits are connected between the LC pin and the LCCOM pin. 3.7 LC Common Reference (LCCOM) This pin is the common reference input pin for the external LC resonant circuit. DS21981A-page 26 © 2005 Microchip Technology Inc. ...
Page 27
... R = Current limiting resistor, required for air coil in strong fields. LIM FIGURE 4-1: External Circuit Example for LF Field Powering and Battery Back-up Mode. © 2005 Microchip Technology Inc. 4.1 Battery Back-up and Batteryless Operation The device supports both battery back-up and batteryless operation by the addition of external components, allowing the device to be partially or completely powered from the field ...
Page 28
... The device detects the LF Initiator commands and transmits the tire pressure data to the base station via an external UHF transmitter. MCP2030 LCCOM CS SCLK/ALERT ADC RSSI LCX NC LCY LFDATA/CCLK/SDIO LCZ + air-core ferrite-core coil coil ferrite-core coil © 2005 Microchip Technology Inc. ...
Page 29
... Note 1: The LF initiator sends LF commands to request the tire pressure data. 2: The MCP2030 picks up the LF commands and the MCU transmits the tire pressure data via an external UHF transmitter. FIGURE 4-4: Example of Tire Pressure Monitoring Sensor Applications. © 2005 Microchip Technology Inc. MCP2030 LED UHF Transmitter Ant ...
Page 30
... MCP2030 NOTES: DS21981A-page 30 © 2005 Microchip Technology Inc. ...
Page 31
... M modulation depth. The LF talk-back is achieved by turning on and off the modulation transistor. © 2005 Microchip Technology Inc. MCP2030 The modulation data comes from the external micro- controller section via the digital SPI as “Clamp On”, “Clamp Off” commands. Only those inputs that are enabled will execute the Clamp command ...
Page 32
... The device has an internal 32 kHz RC oscillator. The oscillator is used in several timers: • Inactivity timer • Alarm timer • Pulse width timer • Period timer • AGC settling timer 5.14.1 RC OSCILLATOR The RC oscillator generates a 32 kHz internal clock. © 2005 Microchip Technology Inc. “Configurable (RSSI) ...
Page 33
... If the noise source is ignored, the device can return to a lower standby current draw state. © 2005 Microchip Technology Inc. The timer is reset when the: • CS pin is low (any SPI command). • Output enable filter is disabled. ), based • LFDATA pin is enabled (signal passed output INACT enable filter) ...
Page 34
... Oscillator To Sensitivity Y To Sensitivity Z Command Decoder/Controller To Tuning Cap X To Tuning Cap Y Configuration To Tuning Cap Z Registers RSSI V V SST DDT ÷ 64 WAKEX ÷ 64 WAKEY WAKEZ ÷ 64 Watchdog B AGC Output Enable Timer Filter SCLK/ALERT CS LFDATA/ CCLK/SDIO External MCU © 2005 Microchip Technology Inc. ...
Page 35
... FIGURE 5-2: Input Signal Path. © 2005 Microchip Technology Inc. MCP2030 DS21981A-page 35 ...
Page 36
... AGC Stabilization FIGURE 5-3: Output Enable Filter Timing. DS21981A-page 36 ) and OEH . OEH Required Output Enable Sequence T GAP t T OEH AGC Gap Pulse t T OET Start bit Data Packet t T OEL LFDATA output is enabled on this rising edge © 2005 Microchip Technology Inc. ...
Page 37
... Minimum output enable filter high time OEH T = Minimum output enable filter low time OEL T = Maximum output enable filter period OET FIGURE 5-4: Output Enable Filter Timing Example (Detailed). © 2005 Microchip Technology Inc. Demodulated LFDATA Output LF Coil Input T T PAGC GAP Gap (need “high”) Pulse ...
Page 38
... Configuration registers. Configuration Register 3 (Register 5-4), Configuration Register 4 (Register 5-5) and Configuration Register 5 (Register 5-6) have the option to reduce each channel gain from approximately -30 dB. > T OEH OET and another low-to-high transition E and OEH + GAP . This PP . This PP © 2005 Microchip Technology Inc ...
Page 39
... AGC switches to a slower time AGC constant for data slicing. Also, the AGC is frozen when the input signal envelope is low. The AGC tracks only high envelope levels. © 2005 Microchip Technology Inc. Description PEAK 5.19 AGC Preserve The AGC preserve feature is used to preserve the AGC ...
Page 40
... See Table 5-3 for minimum modulation depth requirement settings. TABLE 5-3: SETTING FOR MINIMUM MODULATION DEPTH REQUIREMENT MODMIN Bits (Config. Register 5) Modulation Depth Bit 6 Bit 33% (default 60 14 © 2005 Microchip Technology Inc. 8% ...
Page 41
... Amplitude Input Signal (b) Input signal vs. minimum modulation depth setting vs. LFDATA output Amplitude Input Signal Amplitude 0 FIGURE 5-5: Modulation Depth Examples. © 2005 Microchip Technology Inc. Modulation Depth (%) = Coil Input Strength PP Modulation Depth (%) = t Input signal with modulation depth = 17.64% Demodulated LFDATA Output when MODMIN Setting = 14% ...
Page 42
... ALERT pin will be toggled to logic high level immediately. The parity bit errors do not change or affect any functional operation. Table 5-4 shows an example of the register values and corresponding parity bits. Bit 7 Bit 6 Bit 5 Bit 4 Bit Bit 0 Bit 2 Bit 1 (Row Parity © 2005 Microchip Technology Inc. ...
Page 43
... The demodulator output is the default configuration of the output selection. This is the output of an envelope detection circuit. See Figure 5-6 for the demodulator output. © 2005 Microchip Technology Inc. 5.28 Demodulator The demodulator recovers the modulation data from the received signal, containing carrier plus data, by appropriate envelope detection ...
Page 44
... RSSI current obtained from the line RSSI that is connecting two endpoints (RSSI output currents for 37 mV and 370 100 mV PP Input Signal Amplitude FIGURE 5-7: RSSI Linearity Test Example. © 2005 Microchip Technology Inc RSSI , 100 and 370 mV ). Equation 5 Input Signal PP x 100% of Input Signal ...
Page 45
... The pull-down MOSFET option is valid only when the RSSI output is selected. The MOSFET is not controllable by users when demodulated or carrier clock output option is selected. • Configuration Register 0 (Register 5-1): all bits are affected. © 2005 Microchip Technology Inc. MCP2030 RSSI Output Current Generator Current Output V DD ...
Page 46
... Pin is a digital output (LFDATA) so long high. During SPI communication, the pin is the SPI data input (SDI) unless performing a register Read, where it will be the SPI data output (SDO). ALERT (open collector output) LFDATA (output) pins are used for SPI © 2005 Microchip Technology Inc. ...
Page 47
... Change LFDATA/CCLK/SDIO connected pin to input. 6. Raise CS to complete the SPI Write. 7. Change SCLK/ALERT back to input. FIGURE 5-10: SPI Write Sequence. © 2005 Microchip Technology Inc. 16 Clocks for Write Command, Address and Data 1/F SCLK HD ...
Page 48
... Next eight bits are the Configuration register data. • The last bit is the Configuration register row parity bit. 9. Raise CS to complete the SPI Read. 10. Change SCLK/ALERT back to input. . CSH T CSH Clocks for Read Result CSSC CS0 ALERT (output LFDATA (output) © 2005 Microchip Technology Inc. ...
Page 49
... Note: ‘P’ denotes the row parity bit (odd parity) for the respective data byte. © 2005 Microchip Technology Inc. The device operates in SPI mode 0,0. In mode 0,0 the clock idles in the low state (Figure 5-12). SDI data is loaded into the device on the rising edge of SCLK and SDO data is clocked out on the falling edge of SCLK ...
Page 50
... SPI, except the STATUS register, which is read-only. Bit 0 of each register is a row parity bit (except for STATUS Register 7) that makes the register contents an odd number LSb Row Parity Bit © 2005 Microchip Technology Inc. ...
Page 51
... R0PAR: Register 0 Parity bit – set/cleared so the 9-bit register contains odd parity – an odd number of set bits Legend Readable bit W = Writable bit -n = Value at POR ‘1’ = Bit is set © 2005 Microchip Technology Inc. Bit 7 Bit 6 Bit 5 Bit 4 OEL ALRTIND Channel X Tuning Capacitor ...
Page 52
... Bit is cleared R/W-0 R/W-0 R/W-0 LCYTUN5 LCYTUN4 LCYTUN3 LCYTUN2 LCYTUN1 LCYTUN0 : U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared R/W-0 R/W-0 R/W-0 R/W-0 R1PAR bit Bit is unknown R/W-0 R/W-0 R/W-0 R/W-0 R2PAR bit Bit is unknown © 2005 Microchip Technology Inc. ...
Page 53
... R4PAR: Register 4 Parity bit – set/cleared so the 9-bit register contains odd parity – an odd number of set bits Note 1: Assured monotonic increment (or decrement) by design. Legend Readable bit W = Writable bit -n = Value at POR ‘1’ = Bit is set © 2005 Microchip Technology Inc. R/W-0 R/W-0 R/W-0 LCZTUN5 LCZTUN4 LCZTUN3 LCZTUN2 LCZTUN1 LCZTUN0 : U = Unimplemented bit, read as ‘0’ ...
Page 54
... COLPAR4 COLPAR3 COLPAR2 COLPAR1 U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared R/W-0 R/W-0 R/W-0 bit otherwise, AGC at input pins. The AGC Active Status bit x = Bit is unknown R/W-0 R/W-0 R/W-0 COLPAR0 R6PAR bit Bit is unknown © 2005 Microchip Technology Inc. ...
Page 55
... R = Readable bit W = Writable bit -n = Value at POR ‘1’ = Bit is set See Table 5-7 for the bit conditions of the AFE STATUS register after various SPI commands and the AFE Power-on Reset. © 2005 Microchip Technology Inc. R-0 R-0 R-0 R-0 CHXACT AGCACT ...
Page 56
... Soft Reset Executed 0 Legend unchanged Note 1: See Section 5.20 “Soft Reset” and Section 5.31.2.4 “Soft Reset Command” for the condition of Soft Reset execution. DS21981A-page 56 Bit 7 Bit 6 Bit 5 Bit Bit 3 Bit 2 Bit 1 Bit 0 PEI © 2005 Microchip Technology Inc. ...
Page 57
... Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. © 2005 Microchip Technology Inc. MCP2030 Example e 3 ...
Page 58
... L p MILLIMETERS MIN NOM MAX 14 2.54 3.56 3.94 4.32 2.92 3.30 3.68 0.38 7.62 7.94 8.26 6.10 6.35 6.60 18.80 19.05 19.30 3.18 3.30 3.43 0.20 0.29 0.38 1.14 1.46 1.78 0.36 0.46 0.56 7.87 9.40 10. © 2005 Microchip Technology Inc. ...
Page 59
... Mold Draft Angle Top Mold Draft Angle Bottom * Controlling Parameter § Significant Characteristic Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-065 © 2005 Microchip Technology Inc Units ...
Page 60
... B .007 .010 .012 MILLIMETERS* MIN NOM MAX 14 0.65 1.10 0.85 0.90 0.95 0.05 0.10 0.15 6.25 6.38 6.50 4.30 4.40 4.50 4.90 5.00 5.10 0.50 0.60 0. 0.09 0.15 0.20 0.19 0.25 0. © 2005 Microchip Technology Inc. ...
Page 61
... APPENDIX A: REVISION HISTORY Revision A (November 2005) • Original Release of this Document. © 2005 Microchip Technology Inc. MCP2030 DS21981A-page 61 ...
Page 62
... MCP2030 NOTES: DS21981A-page 62 © 2005 Microchip Technology Inc. ...
Page 63
... MCP2030T: (Tape and Reel) Temperature Range - +85 C Package PDIP (300 mil, 14-pin SOIC (Gull wing, 150 mil body, 14-pin TSSOP (4.4 mm, 14-pin) © 2005 Microchip Technology Inc. XXX Examples: Pattern a) MCP2030-I/P: b) MCP2030-I/SL: Industrial Temp., c) MCP2030-I/ST: Industrial Temp., range DD MCP2030 Industrial Temp., 14LD PDIP. ...
Page 64
... MCP2030 NOTES: DS21981A-page 64 © 2005 Microchip Technology Inc. ...
Page 65
... PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance and WiperLock are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 66
... Fax: 44-118-921-5820 Tel: 632-634-9065 Fax: 632-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2005 Microchip Technology Inc. 08/24/05 ...