AK4358VQ AKM Semiconductor Inc, AK4358VQ Datasheet - Page 22
![IC DAC 24BIT SERIAL 48LQFP](/photos/13/93/139339/ak4358vq_sml.jpg)
AK4358VQ
Manufacturer Part Number
AK4358VQ
Description
IC DAC 24BIT SERIAL 48LQFP
Manufacturer
AKM Semiconductor Inc
Datasheet
1.AK4358VQ.pdf
(36 pages)
Specifications of AK4358VQ
Number Of Bits
24
Data Interface
I²S, Serial
Number Of Converters
8
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-LFQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power Dissipation (max)
-
Settling Time
-
Other names
974-1008-2
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AK4358VQ
Manufacturer:
AKM Semiconductor Inc
Quantity:
1 951
Company:
Part Number:
AK4358VQ
Manufacturer:
AKM
Quantity:
11 050
Company:
Part Number:
AK4358VQ-L
Manufacturer:
ELPIDA
Quantity:
32
Part Number:
AK4358VQ-L
Manufacturer:
AKM
Quantity:
20 000
Company:
Part Number:
AK4358VQP-L
Manufacturer:
AKM Semiconductor Inc
Quantity:
10 000
■
The AK4358 should be reset once by bringing PDN= ”L” upon power-up. The analog section exits power-down mode by
MCLK input and then the digital section exits power-down mode after the internal counter counts MCLK during 4/fs.
■
The AK4358 is placed in the power-down mode by bringing PDN pin “L” and the anlog outputs are floating (Hi-Z).
Figure 15
Each DAC can be powered down by each power-down bit (PW1-4) “0”. In this case, the internal register values are not
initialized and the analog output is Hi-Z. Because some click noise occurs, the analog output should be muted externally
if the click noise influences system application.
Notes:
MS0203-E-02
System Reset
Power-down
(1) The analog output corresponding to digital input has the group delay (GD).
(2) Analog outputs are floating (Hi -Z) at the power-down mode.
(3) Click noise occurs at the edge of PDN signal. This noise is output even if “0” data is input.
(4) The external clocks (MCLK, BICK and LRCK) can be stopped in the power-down mode (PDN = “L”).
(5) Please mute the analog output externally if the click noise (3) influence system application.
(6) DZF pins are “L” in the power-down mode (PDN = “L”).
Internal
D/A In
D/A Out
Clock In
MCLK, LRCK, BICK
PDN
External
MUTE
DZF
(Digital)
(Analog)
The timing example is shown in this figure.
shows an example of the system timing at the power-down and power-up.
State
(5)
Normal Operation
Figure 15. Power-down/up Sequence Example
GD
(1)
(3)
(6)
- 22 -
(4)
Mute ON
Power-down
“0” data
Don’t care
(2)
(3)
Normal Operation
GD
(1)
[AK4358]
2009/05