ADN2890ACP-RL Analog Devices Inc, ADN2890ACP-RL Datasheet - Page 9

• Manufacturer Part Number: ADN2890ACP-RL
• Description: IC AMP LIM 16LFCSP
• Manufacturer: Analog Devices Inc

Specifications of ADN2890ACP-RL

• Amplifier Type: Limiting
• Number Of Circuits: 1
• Output Type: Differential
• Voltage - Input Offset: 100µV
• Current - Supply: 39mA
• Voltage - Supply, Single/dual (±): 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 16-LFCSP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Current - Output / Channel: -
• -3db Bandwidth: -
• Slew Rate: -
• Gain Bandwidth Product: -
• Current - Input Bias: -

APPLICATIONS INFORMATION
PCB DESIGN GUIDELINES
Proper RF PCB design techniques must be used for optimal
performance.
Power Supply Connections and Ground Planes
Use of one low impedance ground plane is recommended. The
VEE pins should be soldered directly to the ground plane to
reduce series inductance. If the ground plane is an internal
plane and connections to the ground plane are made through
vias, multiple vias can be used in parallel to reduce the series
inductance, especially on Pin 9, which is the ground return for
the output buffers. The exposed pad should be connected to the
GND plane using filled vias so that solder does not leak through
the vias during reflow. Using filled vias under the package
ADN2880
200Ω
VCC
VCC
0.1µF
C5
C1
C2
C6
AVCC
AVEE
Figure 8. Typical ADN2890 Applications Circuit
PIN
NIN
C12
1
2
3
4
16
5
R2
VCC
CONNECT
EXPOSED
Rev. 0 | Page 9 of 12
15
PAD TO
6
GND
C11
14
7
C9
VCC
13
8
R3
4.7kΩ TO 10kΩ
ON HOST BOARD
12
10
11
9
greatly enhances the reliability of the connectivity of the
exposed pad to the GND plane during reflow.
Use of a 10 µF electrolytic capacitor between VCC and VEE is
recommended at the location where the 3.3 V supply enters the
PCB. When using 0.1 µF and 1 nF ceramic chip capacitors, they
should be placed between the IC power supply VCC and VEE,
as close as possible to the ADN2890 VCC pins.
If connections to the supply and ground are made through vias,
the use of multiple vias in parallel helps to reduce series
inductance, especially on Pin 12, which supplies power to the
high speed OUTP/OUTN output buffers. Refer to the schematic
in Figure 8 for recommended connections.
R1
DRVCC
OUTP
OUTN
DRVEE
C1–C4, C11: 0.01µF X5R/X7R DIELECTRIC, 0201 CASE
C5, C7, C9, C10, C12: 0.1µF X5R/X7R DIELECTRIC, 0402 CASE
C6, C8: 1nF X5R/X7R DIELECTRIC, 0201 CASE
C10
C3
C4
RSSI MEASUREMENT
TO ADC
C7
TO HOST
BOARD
VCC
C8
ADN2890