CA3130EZ Intersil, CA3130EZ Datasheet
CA3130EZ
Specifications of CA3130EZ
Available stocks
Related parts for CA3130EZ
CA3130EZ Summary of contents
Page 1
... Ld SOIC (3130AZ) (Note) (Pb-free) CA3130AMZ96 -55 to 125 8 Ld SOIC (3130AZ) (Note) Tape and Reel (Pb-free) CA3130E -55 to 125 8 Ld PDIP CA3130EZ -55 to 125 8 Ld PDIP* (Note) (Pb-free) CA3130M -55 to 125 8 Ld SOIC (3130) CA3130M96 -55 to 125 8 Ld SOIC ...
Page 2
Absolute Maximum Ratings DC Supply Voltage (Between V+ And V- Terminals .16V Differential Input Voltage . . . . . . . . . . . . . . . . ...
Page 3
Electrical Specifications Typical Values Intended Only for Design Guidance, V Unless Otherwise Specified PARAMETER Input Offset Voltage Adjustment Range Input Resistance Input Capacitance Equivalent Input Noise Voltage Open Loop Unity Gain Crossover Frequency (For Unity Gain Stability ≥47pF Required.) Slew ...
Page 4
Schematic Diagram CURRENT SOURCE FOR BIAS CIRCUIT 8. 40kΩ 5kΩ INPUT STAGE NON-INV. INPUT 3 + ...
Page 5
CA3130 200µA 200µA 1.35mA BIAS CKT ≈ ≈ 5X INPUT A 6000X COMPENSATION (WHEN REQUIRED) OFFSET NULL NOTES: 6. Total supply voltage (for indicated voltage gains) = 15V ...
Page 6
Input Current Variation with Common Mode Input Voltage As shown in the Table of Electrical Specifications, the input current for the CA3130 Series Op Amps is typically 5pA 25oC when Terminals 2 and 3 are at a ...
Page 7
T = 125 C FOR TO-5 PACKAGES A 6 DIFFERENTIAL DC VOLTAGE (ACROSS TERMINALS 2 AND OUTPUT STAGE TOGGLED DIFFERENTIAL DC VOLTAGE (ACROSS TERMINALS 2 AND ...
Page 8
1MΩ ...
Page 9
C = 56pF C 2kΩ BW (-3dB) = 4MHz 0.1µ 10V/µs Top Trace: Output Center Trace: Input FIGURE 8A. SMALL-SIGNAL RESPONSE (50mV/DIV., 200ns/DIV.) Top ...
Page 10
LSB CD4007A “SWITCHES” 806K 402K 200K 806K 1% VOLTAGE 62 REGULATOR +15V 1 2 +10.010V CA3085 8 3 22.1k ...
Page 11
INPUT; P-P +7.5V BW (-3dB) = 1.3MHz 0.3V INPUT; P-P 0.01µF BW (-3dB) = 240kHz 10kΩ CA3130 1N914 4 0.01µF -7.5V 2kΩ FIGURE 12A. PEAK POSITIVE DETECTOR CIRCUIT IC 3 CA3086 10 11 ...
Page 12
INPUT IC 2 CA3086 10 1kΩ 62kΩ - REGULATION (NO LOAD TO FULL LOAD): <0.005% INPUT ...
Page 13
The heart of the frequency-determining system is an operational-transconductance-amplifier (OTA) (see Note 10 operated as a voltage-controlled current-source. The 1 output current applied directly to the integrating O capacitor the feedback ...
Page 14
CA3130 2kΩ INPUT 2 1µ 48dB V(CL) LARGE SIGNAL BW (-3 dB) = 50kHz 510kΩ NOTES: 11. Transistors and 12. See file ...
Page 15
Typical Performance Curves 17.5 ∞ LOAD RESISTANCE = 12.5 OUTPUT VOLTAGE BALANCED = V+/ 7.5 5 OUTPUT VOLTAGE HIGH = V+ OR LOW = V- 2 ...
Page 16
Dual-In-Line Plastic Packages (PDIP INDEX N/2 AREA -B- -A- D BASE PLANE -C- SEATING PLANE 0.010 (0.25 NOTES: 1. Controlling Dimensions: INCH. In case of conflict between ...
Page 17
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...