LT1813CS8#PBF Linear Technology, LT1813CS8#PBF Datasheet - Page 12

• Manufacturer Part Number: LT1813CS8#PBF
• Description: IC OPAMP LOWPWR HISPD DUAL 8SOIC
• Manufacturer: Linear Technology

Specifications of LT1813CS8#PBF

• Amplifier Type: Voltage Feedback
• Number Of Circuits: 2
• Slew Rate: 750 V/µs
• Gain Bandwidth Product: 100MHz
• -3db Bandwidth: 200MHz
• Current - Input Bias: 900nA
• Voltage - Input Offset: 500µV
• Current - Supply: 3mA
• Current - Output / Channel: 60mA
• Voltage - Supply, Single/dual (±): 2.5 V ~ 12.6 V, ±1.25 V ~ 6.3 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 8-SOIC (3.9mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Output Type: -

APPLICATIO S I FOR ATIO
LT1813/LT1814
Power dissipation is composed of two parts. The first is
due to the quiescent supply current and the second is due
to on-chip dissipation caused by the load current. The
worst-case load induced power occurs when the output
voltage is at 1/2 of either supply voltage (or the maximum
swing if less than 1/2 the supply voltage). Therefore P
is:
Example: LT1814S at 70°C, V
Circuit Operation
The LT1813/LT1814 circuit topology is a true voltage
feedback amplifier that has the slewing behavior of a
current feedback amplifier. The operation of the circuit can
be understood by referring to the Simplified Schematic.
Complementary NPN and PNP emitter followers buffer the
inputs and drive an internal resistor. The input voltage
appears across the resistor, generating current that is
mirrored into the high impedance node.
SI PLIFIED SCHE ATIC
12
P
P
P
T
W
JMAX
DMAX
DMAX
DMAX
= 70°C + (4 • 108mW) • (100°C/W) = 113°C
= (V
= (V
= (10V) • (4.5mA) + (2.5V)
–IN
V
V
+
+
–
+
– V
– V
–
) • (I
–
U
) • (I
SMAX
SMAX
U
W
) + (V
) + (V
S
= ±5V, R
+
– V
W
+
/2)
2
OMAX
/100Ω = 108mW
R1
2
(one amplifier)
/R
L
=100Ω
L
) • (V
or
U
OMAX
DMAX
/R
L
)
+IN
Complementary followers form an output stage that buff-
ers the gain node from the load. The input resistor, input
stage transconductance, and the capacitor on the high
impedance node determine the bandwidth. The slew rate
is determined by the current available to charge the gain
node capacitance. This current is the differential input
voltage divided by R1, so the slew rate is proportional to
the input step. Highest slew rates are therefore seen in the
lowest gain configurations.
The RC network across the output stage is bootstrapped
when the amplifier is driving a light or moderate load and
has no effect under normal operation. When a heavy load
(capacitive or resistive) is driven, the network is incom-
pletely bootstrapped and adds to the compensation at the
high impedance node. The added capacitance moves the
unity-gain frequency away from the pole formed by the
output impedance and the capacitive load. The zero cre-
ated by the RC combination adds phase to ensure that the
total phase lag does not exceed 180° (zero phase margin),
and the amplifier remains stable. In this way, the LT1813/
LT1814 are stable with up to 1000pF capacitive loads in
unity gain, and even higher capacitive loads in higher
closed-loop gain configurations.
C
R
C
C
C
1814 SS
OUT
18134fa