AD712JRZ Analog Devices Inc, AD712JRZ Datasheet - Page 15
![IC OPAMP BIFET DUAL PREC 8SOIC](/photos/5/66/56684/505-8-soic_sml.jpg)
AD712JRZ
Manufacturer Part Number
AD712JRZ
Description
IC OPAMP BIFET DUAL PREC 8SOIC
Manufacturer
Analog Devices Inc
Datasheet
1.AD712JNZ.pdf
(20 pages)
Specifications of AD712JRZ
Slew Rate
20 V/µs
Amplifier Type
J-FET
Number Of Circuits
2
-3db Bandwidth
4MHz
Current - Input Bias
25pA
Voltage - Input Offset
300µV
Current - Supply
5mA
Current - Output / Channel
25mA
Voltage - Supply, Single/dual (±)
9 V ~ 36 V, ±4.5 V ~ 20 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Op Amp Type
High Speed
No. Of Amplifiers
2
Bandwidth
4MHz
Supply Voltage Range
± 4.5V To ± 18V
Amplifier Case Style
SOIC
No. Of Pins
8
Operating Temperature Range
0°C To +70°C
Rail/rail I/o Type
No
Number Of Elements
2
Unity Gain Bandwidth Product
3MHz
Common Mode Rejection Ratio
70dB
Input Offset Voltage
3@±15VmV
Input Bias Current
100pA
Single Supply Voltage (typ)
Not RequiredV
Dual Supply Voltage (typ)
±15V
Voltage Gain In Db
112.04dB
Power Supply Requirement
Dual
Shut Down Feature
No
Single Supply Voltage (min)
Not RequiredV
Single Supply Voltage (max)
Not RequiredV
Dual Supply Voltage (min)
±4.5V
Dual Supply Voltage (max)
±18V
Technology
BiFET
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
8
Package Type
SOIC N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Output Type
-
Gain Bandwidth Product
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD712JRZ
Manufacturer:
AD
Quantity:
5 530
Part Number:
AD712JRZ
Manufacturer:
AD
Quantity:
20 000
Company:
Part Number:
AD712JRZ-REEL7
Manufacturer:
AD
Quantity:
2 100
Part Number:
AD712JRZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Figure 41 and Figure 42 show the settling time characteristics of
the AD712 when used as a DAC output buffer for the AD7545.
NOISE CHARACTERISTICS
The random nature of noise, particularly in the flicker noise
region, makes it difficult to specify in practical terms. At the
same time, designers of precision instrumentation require
certain guaranteed maximum noise levels to realize the full
accuracy of their equipment. All grades of the AD712 are sample
tested on an AQL basis to a limit of 6 μV p-p, 0.1 Hz to 10 Hz.
DRIVING THE ANALOG INPUT OF AN ADC
An op amp driving the analog input of an ADC, such as that
shown in Figure 43, must be capable of maintaining a constant
output voltage under dynamically changing load conditions. In
successive approximation converters, the input current is compared
to a series of switched trial currents. The comparison point is
diode clamped, but can deviate several hundred millivolts resulting
in high frequency modulation of analog-to-digital input current.
The output impedance of a feedback amplifier is made artificially
low by the loop gain. At high frequencies, where the loop gain is
low, the amplifier output impedance can approach its open-loop
value. Most IC amplifiers exhibit a minimum open-loop output
impedance of 25 Ω due to current-limiting resistors.
Figure 42. Negative Settling Characteristics for AD712 with AD7545
Figure 41. Positive Settling Characteristics for AD712 with AD7545
100
100
0%
0%
90
10
90
10
1mV
1mV
5V
5V
500ns
500ns
Rev. H | Page 15 of 20
ANALOG
A few hundred microamps reflected from the change in converter
loading can introduce errors in instantaneous input voltage. If
the analog-to-digital conversion speed is not excessive and the
bandwidth of the amplifier is sufficient, the amplifier output
returns to the nominal value before the converter makes its
comparison. However, many amplifiers have relatively narrow
bandwidth yielding slow recovery from output transients. The
AD712 is ideally suited to drive high speed ADCs because it
offers both wide bandwidth and high open-loop gain.
INPUT
±10V
Figure 44. ADC Input Unity Gain Buffer Recovery Times, −10 V ADC IN
Figure 45. ADC Input Unity Gain Buffer Recovery Times, −5 V ADC IN
100
100
0%
90
0%
90
10
10
+
–
AD712
Figure 43. AD712 as an ADC Unity-Gain Buffer
+15V
–15V
1/2
1mV
1mV
0.1µF
0.1µF
500mV
500mV
ANALOG COM
ADJUST
OFFSET
ADJUST
100Ω
100Ω
GAIN
R2
R1
–10V ADC IN
–5V ADC IN
PD711 BUFF
PD711 BUFF
12/8
CS
A
R/C
CE
REF IN
REF OUT
BIP OFF
10V
20V
AC
O
IN
IN
AD574A
200ns
200ns
MIDDLE
HIGH
BITS
BITS
LOW
BITS
+15V
–15V
STS
+5V
DC
AD712