SAF-XC164GM-8F40F AA Infineon Technologies, SAF-XC164GM-8F40F AA Datasheet
SAF-XC164GM-8F40F AA
Specifications of SAF-XC164GM-8F40F AA
SAF-XC164GM-8F40FAACT
SAF-XC164GM-8F40FAAINCT
Related parts for SAF-XC164GM-8F40F AA
SAF-XC164GM-8F40F AA Summary of contents
Page 1
XC164GM ...
Page 2
... Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life ...
Page 3
XC164GM ...
Page 4
XC164GM Revision History: V1.2, 2007-03 Previous Version(s): V1.1, 2006-08 V1.0, 2005-11 Page Subjects (major changes since last revision) 6 Design steps of the derivatives differentiated. 52 Power consumption of the derivatives differentiated. 53 Figure 10 adapted. 54 Figure 12 adapted. ...
Page 5
Table of Contents 1 Summary of Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Single-Chip Microcontroller with C166SV2 Core XC166 Family 1 Summary of Features For a quick overview or reference, the XC164GM’s properties are listed here in a condensed way. • High Performance 16-bit CPU with 5-Stage Pipeline – Instruction ...
Page 7
Programmable Watchdog Timer and Oscillator Watchdog • General Purpose I/O Lines, partly with Selectable Input Thresholds and Hysteresis • On-Chip Bootstrap Loader • On-Chip Debug Support via JTAG Interface • 64-Pin Green LQFP Package for the ...
Page 8
... XC164GM Derivative Synopsis 1) Derivative SAF-XC164GM-16F40F SAF-XC164GM-16F20F SAF-XC164GM-8F40F SAF-XC164GM-8F20F SAF-XC164GM-4F40F SAF-XC164GM-4F20F 1) This Data Sheet is valid for: devices starting with and including design step BA for the -16F derivatives, and for devices starting with and including design step AA for -4F/8F derivatives. Data Sheet Temp. ...
Page 9
General Device Information The XC164GM derivatives are high-performance members of the Infineon XC166 Family of full featured single-chip CMOS microcontrollers. These devices extend the functionality and performance of the C166 Family in terms of instructions (MAC unit), peripherals, and ...
Page 10
Pin Configuration and Definition The pins of the XC164GM are described in detail in functions. Figure 2 summarizes all pins in a condensed way, showing their location on the 4 sides of the package. E* marks pins to be ...
Page 11
... XC164GM. A spike filter suppresses input pulses < 10 ns. Input pulses > 100 ns safely pass the filter. The minimum duration for a safe recognition should be 100 CPU clock cycles. Note: The reset duration must be sufficient to let the hardware configuration signals settle ...
Page 12
Table 2 Pin Definitions and Functions (cont’d) Sym- Pin Input bol Num. Outp. Port 5 9-18, I 21- P5. P5.11 ...
Page 13
Table 2 Pin Definitions and Functions (cont’d) Sym- Pin Input bol Num. Outp. Port 3 28- ...
Page 14
Table 2 Pin Definitions and Functions (cont’d) Sym- Pin Input bol Num. Outp. PORT1 1-6, IO 49-56 P1L.7 56 I/O P1H I/O P1H I/O P1H I/O P1H I/O I P1H.4 5 I/O ...
Page 15
Table 2 Pin Definitions and Functions (cont’d) Sym- Pin Input bol Num. Outp 27, – DDP 40 25, – The CAN interface lines are assigned to port P9 under software control. ...
Page 16
Functional Description The architecture of the XC164GM combines advantages of RISC, CISC, and DSP processors with an advanced peripheral subsystem in a very well-balanced way. In addition, the on-chip memory blocks allow the design of compact systems-on-silicon with maximum ...
Page 17
Memory Subsystem and Organization The memory space of the XC164GM is configured in a von Neumann architecture, which means that all internal and external resources, such as code memory, data memory, registers and I/O ports, are organized within the ...
Page 18
Kbytes of on-chip Dual-Port RAM (DPRAM) are provided as a storage for user defined variables, for the system stack, general purpose register banks. A register bank can consist word wide (R0 to R15) and/or byte ...
Page 19
Not defined register locations return a trap code (1E9B 3) Depends on the respective derivative. See Data Sheet ). H Table 1 “XC164GM Derivative Synopsis” on Page 17 XC164GM Derivatives Functional Description 6. V1.2, 2007-03 ...
Page 20
Central Processing Unit (CPU) The main core of the CPU consists of a 5-stage execution pipeline with a 2-stage instruction-fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and accumulate unit (MAC), a register-file providing three ...
Page 21
Also multiplication and most MAC instructions execute in one single cycle. All multiple-cycle instructions have been optimized so that ...
Page 22
Interrupt System With an interrupt response time of typically 8 CPU clocks (in case of internal program execution), the XC164GM is capable of reacting very fast to the occurrence of non- deterministic events. The architecture of the XC164GM supports ...
Page 23
Table 4 XC164GM Interrupt Nodes Source of Interrupt or PEC Service Request EX0IN EX1IN EX2IN EX3IN EX4IN EX5IN CAPCOM Register 16 CAPCOM Register 17 CAPCOM Register 18 CAPCOM Register 19 CAPCOM Register 20 CAPCOM Register 21 CAPCOM Register 22 CAPCOM ...
Page 24
Table 4 XC164GM Interrupt Nodes (cont’d) Source of Interrupt or PEC Service Request GPT2 CAPREL Register A/D Conversion Complete A/D Overrun Error ASC0 Transmit ASC0 Transmit Buffer ASC0 Receive ASC0 Error ASC0 Autobaud SSC0 Transmit SSC0 Receive SSC0 Error PLL/OWD ...
Page 25
Table 4 XC164GM Interrupt Nodes (cont’d) Source of Interrupt or PEC Service Request Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned node Unassigned ...
Page 26
The XC164GM also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called ‘Hardware Traps’. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to ...
Page 27
On-Chip Debug Support (OCDS) The On-Chip Debug Support system provides a broad range of debug and emulation features built into the XC164GM. The user software running on the XC164GM can thus be debugged within the target system environment. The ...
Page 28
Capture/Compare Unit (CAPCOM2) The CAPCOM unit supports generation and control of timing sequences channels with a maximum resolution of 1 system clock cycle (8 cycles in staggered mode). The CAPCOM unit is typically used to ...
Page 29
In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a ...
Page 30
C C T7IN T6OUF CCxIO CCxIO CCxIO T6OUF CAPCOM2 provides channels … 31. (see signals CCxIO and CCxIRQ) Figure 5 CAPCOM2 Unit Block Diagram Data Sheet Reload Reg. T7REL T7 Input Timer T7 ...
Page 31
General Purpose Timer (GPT12E) Unit The GPT12E unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, ...
Page 32
T3CON.BPS1 GPT T2IN T2 Mode Control T2EUD T3 T3IN Mode Control T3EUD T4IN T4 Mode Control T4EUD Figure 6 Block Diagram of GPT1 With its maximum resolution of 2 system clock cycles, the GPT2 module provides ...
Page 33
Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, ...
Page 34
T6CON.BPS2 GPT T5 T5IN Mode Control CAPIN CAPREL Mode Control T3IN/ T3EUD T6 Mode Control T6IN Figure 7 Block Diagram of GPT2 Data Sheet Basic Clock GPT2 Timer T5 U/D Clear Capture GPT2 CAPREL Reload Clear ...
Page 35
Real Time Clock The Real Time Clock (RTC) module of the XC164GM is directly clocked via a separate clock driver with the prescaled on-chip main oscillator frequency ( therefore independent from the selected clock generation mode of the XC164GM. ...
Page 36
The RTC module can be used for different purposes: • System clock to determine the current time and date, optionally during idle mode, sleep mode, and power down mode • Cyclic time based interrupt, to provide a system time tick ...
Page 37
A/D Converter For analog signal measurement, a 10-bit A/D converter with 14 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) ...
Page 38
Asynchronous/Synchronous Serial Interfaces (ASC0/ASC1) The Asynchronous/Synchronous Serial Interfaces ASC0/ASC1 (USARTs) provide serial communication with other microcontrollers, processors, terminals or external peripheral components. They are upward compatible with the serial ports of the Infineon 8-bit microcontroller families and support full-duplex ...
Page 39
High Speed Synchronous Serial Channels (SSC0/SSC1) The High Speed Synchronous Serial Channels SSC0/SSC1 support full-duplex and half- duplex synchronous communication. It may be configured so it interfaces with serially linked peripheral components, full SPI functionality is supported. A dedicated ...
Page 40
TwinCAN Module The integrated TwinCAN module handles the completely autonomous transmission and reception of CAN frames in accordance with the CAN specification V2.0 part B (active), i.e. the on-chip TwinCAN module can receive and transmit standard frames with 11-bit ...
Page 41
Summary of Features • CAN functionality according to CAN specification V2.0 B active • Data transfer rate Mbit/s • Flexible and powerful message transfer control and error handling capabilities • Full-CAN functionality and Basic CAN functionality for ...
Page 42
... Watchdog Timer The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time. The Watchdog Timer is always enabled after a reset of the chip, and can be disabled until the EINIT instruction has been executed (compatible mode can be disabled and enabled at any time by executing instructions DISWDT and ENWDT (enhanced mode). Thus, the chip’ ...
Page 43
Clock Generation The Clock Generation Unit uses a programmable on-chip PLL with multiple prescalers to generate the clock signals for the XC164GM with high flexibility. The master clock is the reference clock signal, and is used for TwinCAN and ...
Page 44
Parallel Ports The XC164GM provides I/O lines which are organized into three input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via ...
Page 45
Power Management The XC164GM provides several means to control the power it consumes either at a given time or averaged over a certain timespan. Three mechanisms can be used (partly in parallel): • Power Saving Modes switch the XC164GM ...
Page 46
Instruction Set Summary Table 8 lists the instructions of the XC164GM in a condensed way. The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and ...
Page 47
Table 8 Instruction Set Summary (cont’d) Mnemonic Description ROL/ROR Rotate left/right direct word GPR ASHR Arithmetic (sign bit) shift right direct word GPR MOV(B) Move word (byte) data MOVBS/Z Move byte operand to word op. with sign/zero extension JMPA/I/R Jump ...
Page 48
Table 8 Instruction Set Summary (cont’d) Mnemonic Description NOP Null operation CoMUL/CoMAC Multiply (and accumulate) CoADD/CoSUB Add/Subtract Co(A)SHR (Arithmetic) Shift right CoSHL Shift left CoLOAD/STORE Load accumulator/Store MAC register CoCMP Compare CoMAX/MIN Maximum/Minimum CoABS/CoRND Absolute value/Round accumulator CoMOV Data move ...
Page 49
Electrical Parameters The operating range for the XC164GM is defined by its electrical parameters. For proper operation the indicated limitations must be respected when designing a system. 4.1 General Parameters These parameters are valid for all subsequent descriptions, unless ...
Page 50
... Unit Notes V Active mode CPU CPUmax 2)3) V Active mode DDP DDI V Reference voltage 5)6) mA Per IO pin mA Per analog input 5)6) pin -4 I – > – < – > – < Pin drivers in 8) default mode °C SAB-XC164… °C SAF-XC164… °C SAK-XC164… V1.2, 2007-03 ...
Page 51
Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range: input overload currents on all pins may not exceed 50 mA. The supply voltages must remain within the specified ...
Page 52
DC Parameters These parameters are static or average values, which may be exceeded during switching transitions (e.g. output current). Table 11 DC Characteristics (Operating Conditions apply) Parameter Symbol V Input low voltage TTL (all except XTAL1) V Input low ...
Page 53
Table 11 DC Characteristics (Operating Conditions apply) Parameter Symbol I XTAL1 input current 12) C Pin capacitance (digital inputs/outputs) 1) Keeping signal levels within the limits specified in this table, ensures operation without overload conditions. For signal levels outside these ...
Page 54
Table 13 Power Consumption XC164GM (Operating Conditions apply) Parameter Power supply current (active) with all peripherals active Pad supply current Idle mode supply current with all peripherals active Sleep and Power down mode supply current caused by 4) leakage Sleep ...
Page 55
I [mA] 140 120 100 Figure 10 Supply/Idle Current as a Function of Operating Frequency Data Sheet XC164GM Derivatives Electrical Parameters -16F I DDImax -4F/8F -16F I DDItyp -4F/8F -16F I IDXmax ...
Page 56
I [mA] 3.0 2.0 1.0 4 Figure 11 Sleep and Power Down Supply Current due to RTC and Oscillator Running Function of Oscillator Frequency I PDL [mA] 1.5 1.0 0.5 -50 0 Figure 12 Sleep and Power Down ...
Page 57
Analog/Digital Converter Parameters These parameters describe how the optimum ADC performance can be reached. Table 14 A/D Converter Characteristics (Operating Conditions apply) Parameter Analog reference supply Analog reference ground Analog input voltage range Basic clock frequency Conversion time for ...
Page 58
may exceed or AIN AGND AREF cases will be X000 or X3FF The limit values for must not be exceeded when selecting the peripheral frequency and the ADCTC setting This parameter ...
Page 59
Sample time and conversion time of the XC164GM’s A/D Converter are programmable. In compatibility mode, the above timing can be calculated using f The limit values for must not be exceeded when selecting ADCTC. BC Table 15 A/D Converter Computation ...
Page 60
AC Parameters These parameters describe the dynamic behavior of the XC164GM. 4.4.1 Definition of Internal Timing The internal operation of the XC164GM is controlled by the internal master clock The master clock signal different mechanisms. The duration of master ...
Page 61
The used mechanism to generate the master clock is selected by register PLLCON. CPU and EBC are clocked with the CPU clock signal same frequency as the master clock ( f f two This factor is selected ...
Page 62
This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the ...
Page 63
Different frequency bands can be selected for the VCO, so the operation of the PLL can be adjusted to a wide range of input and output frequencies: Table 16 VCO Bands for PLL Operation PLLCON.PLLVB VCO Frequency Range 00 100 ...
Page 64
On-chip Flash Operation The XC164GM’s Flash module delivers data within a fixed access time (see Accesses to the Flash module are controlled by the PMI and take 1+WS clock cycles, where WS is the number of Flash access waitstates ...
Page 65
External Clock Drive XTAL1 These parameters define the external clock supply for the XC164GM. Table 19 External Clock Drive Characteristics (Operating Conditions apply) Parameter Oscillator period 2) High time 2) Low time 2) Rise time 2) Fall time 1) ...
Page 66
Package and Reliability In addition to the electrical parameters, the following information ensures proper integration of the XC164GM into the target system. 5.1 Packaging These parameters describe the housing rather than the silicon. Package Outlines Figure 17 PG-LQFP-64-4 (Plastic ...
Page 67
Index Marking 1) Does not include plastic or metal protrusion of 0.25 max. per side 2) Does not include dambar protrusion of 0.08 max. per side Figure 18 PG-TQFP-64-8 (Plastic Thin ...
Page 68
Flash Memory Parameters The data retention time of the XC164GM’s Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed. Table 21 ...
Page 69
... Published by Infineon Technologies AG B158-H8887-G1-X-7600 ...