DS87C550-QCL+ Maxim Integrated Products, DS87C550-QCL+ Datasheet - Page 29

IC MCU EPROM ADC/PWM HS 68-PLCC

DS87C550-QCL+

Manufacturer Part Number
DS87C550-QCL+
Description
IC MCU EPROM ADC/PWM HS 68-PLCC
Manufacturer
Maxim Integrated Products
Series
87Cr
Datasheet

Specifications of DS87C550-QCL+

Core Processor
8051
Core Size
8-Bit
Speed
33MHz
Connectivity
EBI/EMI, SIO, UART/USART
Peripherals
Power-Fail Reset, PWM, WDT
Number Of I /o
55
Program Memory Size
8KB (8K x 8)
Program Memory Type
OTP
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 6x10b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
68-LCC, 68-PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
DS87C550 EPROM High-Speed Microcontroller with ADC and PWM
The watchdog timer uses the internal system clock as a time base so its timeout periods are very accurate.
From the table, it can be seen that for a 33MHz crystal frequency, the watchdog timer is capable of
17
26
producing timeout periods from 3.97 ms (2
* 1/33MHz) to over two seconds (2.034 = 2
* 1/33MHz)
with the default setting of CD1:0 (=10). This wide variation in timeout periods allows very flexible
system implementation.
In a typical initialization, the user selects one of the possible counter values to determine the timeout.
Once the counter chain has completed a full count, hardware will set the interrupt flag
(WDIF=WDCON.3). There is no hardware support for a watchdog interrupt, but this flag may be polled
to determine if the timeout period has been completed. Regardless of whether the software makes use of
this flag, there are then 512 clocks left until the reset flag (WTRF=WDCON.2) is set. Software can
enable (1) or disable (0) the reset using the Enable Watchdog Reset (EWT=WDCON.1) bit. Note that the
watchdog is a free running timer and does not require an enable.
POWER-FAIL RESET
The DS87C550 incorporates an internal precision band-gap voltage reference which, when coupled with
a comparator circuit, provides a full power-on and power-fail reset function. This circuit monitors the
processor’s incoming power supply voltage (V
) and holds the processor in reset while V
is out of
CC
CC
tolerance. Once V
has risen above V
, the DS87C550 will restart the oscillator for the external crystal
CC
RST
and count 65,536 clock cycles before program execution begins at location 0000h. This power supply
monitor will also invoke the reset state when V
drops below the threshold condition. This reset
CC
condition will remain while power is below the minimum voltage level. When power exceeds the reset
threshold, a full power-on reset will be performed. In this way, this internal voltage monitoring circuitry
handles both power-up and power down conditions without the need for additional external components.
The processor exits the reset condition automatically once V
meets V
. This helps the system
CC
RST
maintain reliable operation by only permitting processor operation when its supply voltage is in a known
good state. Software can determine that a Power-On Reset has occurred by checking the Power-On Reset
flag (POR=WDCON.6). Software should clear the POR bit after reading it.
The Reset pin of the DS87C550 is both an input and an output. When the processor is being held in reset
by the power-fail detection circuitry, the reset pin will be actively pulled high by the processor, and can
therefore be used as an input to other external devices.
POWER-FAIL INTERRUPT
The band-gap voltage reference that sets a precise reset threshold also generates an optional early warning
Power-fail Interrupt (PFI). When enabled by software, the processor will vector to ROM address 0033h if
V
drops below V
. PFI has the highest priority. The PFI enable is in the Watchdog Control SFR
CC
PFW
(EPFI=WDCON.5). Setting this bit to a logic 1 will enable the PFI. Application software can also read
the PFI flag at WDCON.4. A PFI condition sets this bit to a 1. The flag is independent of the interrupt
enable and software must manually clear it.
INTERRUPTS
The DS87C550 provides 16 interrupt sources with three priority levels. The Power-fail Interrupt (PFI) has
the highest priority. All interrupts, with the exception of the Power-fail Interrupt, are controlled by a
series combination of individual enable bits and a global interrupt enable EA (IE.7). Setting EA to a 1
allows individual interrupts to be enabled. Clearing EA disables all interrupts regardless of their
individual enable settings.
29 of 49

Related parts for DS87C550-QCL+