MCHC908JK1MPE Freescale Semiconductor, MCHC908JK1MPE Datasheet - Page 182

no-image

MCHC908JK1MPE

Manufacturer Part Number
MCHC908JK1MPE
Description
IC MCU 1.5K FLASH 20-PDIP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MCHC908JK1MPE

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Peripherals
LED, LVD, POR, PWM
Number Of I /o
14
Program Memory Size
1.5KB (1.5K x 8)
Program Memory Type
FLASH
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 12x8b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
20-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Connectivity
-
Low Voltage Inhibit (LVI)
16.4 Functional Description
16.5 LVI Control Register (CONFIG2/CONFIG1)
Technical Data
180
Address:
Figure 16-1
after a reset. The LVI module contains a bandgap reference circuit and
comparator. Setting LVI disable bit (LVID) disables the LVI to monitor
V
determines at which V
The LVI module generates one output signal:
LVI Reset — an reset signal will be generated to reset the CPU when
V
Reset:
DD
DD
Read:
Write:
POR:
LVT1
DETECTOR
voltage. The LVI trip voltage selection bits (LVIT1, LVIT0)
drops to below the set trip point.
LOW V
IRQPUD
V
$001E
DD
Bit 7
Figure 16-2. Configuration Register 2 (CONFIG2)
R
0
0
DD
LVT0
shows the structure of the LVI module. The LVI is enabled
Low Voltage Inhibit (LVI)
Figure 16-1. LVI Module Block Diagram
= Reserved
V
V
DD
DD
R
6
0
0
> LVI
< LVI
TRIP
TRIP
DD
= 0
= 1
level the LVI module should take actions.
R
5
0
0
Not affected Not affected
LVIT1
4
0
LVIT0
3
0
LVID
MC68H(R)C908JL3
Freescale Semiconductor
R
2
0
0
R
1
0
0
LVI RESET
Rev. 1.1
Bit 0
R
0
0

Related parts for MCHC908JK1MPE